This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
☆32Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for arithmetic-encoder-av1
Users that are interested in arithmetic-encoder-av1 are comparing it to the libraries listed below
Sorting:
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Example code for Padauk Microcontrollers.☆29Nov 17, 2022Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆77Apr 13, 2023Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- OLIMEX's WEEKEND PROGRAMMING CHALLENGE☆33Feb 16, 2021Updated 5 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 8 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- A Synthesizable implementation of H.264 Video Decoding☆36Mar 2, 2016Updated 10 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- The GitHub open source software repository on interpreting super-resolution CNNs for sub-pixel motion compensation in video coding☆11May 20, 2022Updated 3 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- An alternative rust async runtime.☆59Dec 15, 2025Updated 2 months ago
- A process for making a flat screen appear curved to closer resemble a CRT.☆11Dec 8, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 3 months ago
- ISO/IEC 18013-5 Rust implementation☆13Feb 27, 2026Updated last week
- VoiceRecorder is a simple voice/audio recorder☆13Nov 4, 2025Updated 4 months ago
- gamedll☆10May 11, 2017Updated 8 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 6 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- A few UEFI Apps that are useful for Microsoft Surface RT & 2 devices.☆12Dec 20, 2021Updated 4 years ago
- A ringbuffer implementation in golang☆10Mar 31, 2021Updated 4 years ago
- Simple plotter using the Qt framework and Qcustomplot☆10Jan 28, 2022Updated 4 years ago
- Openwrt for realtek☆10May 5, 2016Updated 9 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- Cross-platform Rust wrappers for the PCI ID Repository☆11Oct 3, 2025Updated 5 months ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Jun 10, 2019Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Signal processing and clustering of EEG signals☆11Sep 13, 2018Updated 7 years ago