tuliopereirab / arithmetic-encoder-av1
This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
☆23Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for arithmetic-encoder-av1
- use Verilog HDL implemente bicubic interpolation in FPGA☆19Updated 4 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆64Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆24Updated last year
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- A Synthesizable implementation of H.264 Video Decoding☆31Updated 8 years ago
- Tutorials on HLS Design☆49Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆32Updated 4 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- Video compression systems☆20Updated 10 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆39Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- JPEG Encoder Verilog☆71Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆26Updated 9 years ago
- Algorithmic C Math Library☆58Updated 2 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆62Updated last year
- ☆17Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆64Updated 4 years ago
- ☆32Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- PNG encoder, implemented in VHDL☆22Updated 7 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆19Updated 10 months ago
- DisplayPort IP-core☆50Updated 3 weeks ago