tuliopereirab / arithmetic-encoder-av1Links
This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
☆26Updated 2 years ago
Alternatives and similar repositories for arithmetic-encoder-av1
Users that are interested in arithmetic-encoder-av1 are comparing it to the libraries listed below
Sorting:
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 4 years ago
- A Synthesizable implementation of H.264 Video Decoding☆32Updated 9 years ago
- ☆21Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- ☆25Updated 3 years ago
- Video compression systems☆23Updated 10 years ago
- ☆14Updated last year
- ☆89Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- ☆15Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Imaging application using MIPI and DisplayPort to process image☆24Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆71Updated 3 years ago
- DisplayPort IP-core☆65Updated last month
- ☆58Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago