tuliopereirab / arithmetic-encoder-av1
This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
☆25Updated 2 years ago
Alternatives and similar repositories for arithmetic-encoder-av1:
Users that are interested in arithmetic-encoder-av1 are comparing it to the libraries listed below
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 3 years ago
- ☆13Updated last year
- Demosaic (Bilinear)☆9Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆33Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- MIPI CSI-2 RX☆30Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- ☆15Updated 6 years ago
- A Synthesizable implementation of H.264 Video Decoding☆32Updated 8 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆65Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- DisplayPort IP-core☆61Updated 3 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆33Updated this week
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆43Updated 6 months ago
- ☆32Updated last year
- Imaging application using MIPI and DisplayPort to process image☆23Updated 4 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆47Updated 3 years ago
- EE 287 2012 Fall☆29Updated 11 years ago
- Video compression systems☆21Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago