This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
☆37Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for arithmetic-encoder-av1
Users that are interested in arithmetic-encoder-av1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 8 years ago
- A collection of demos for the STC89C52 chip that go along with my ongoing blog series about 8051 micro-controller derivatives.☆19Jan 26, 2026Updated 4 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆16Dec 1, 2023Updated 2 years ago
- ☆16Mar 2, 2021Updated 5 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Example code for Padauk Microcontrollers.☆30Nov 17, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆81Mar 14, 2026Updated 2 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- Hardware-based VMAF☆11Aug 29, 2025Updated 9 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A Synthesizable implementation of H.264 Video Decoding☆37Mar 2, 2016Updated 10 years ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆55Jun 29, 2020Updated 5 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- ☆15Jan 25, 2026Updated 4 months ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- ☆15Jul 14, 2024Updated last year
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 2 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Quantization in the Jagged Loss Landscape of Vision Transformers☆13Oct 22, 2023Updated 2 years ago
- Control one or more CPU/GPU monitors from your PC☆15Jun 27, 2024Updated last year
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago