Alternatives and similar repositories for rCore_tutorial_tests

Users that are interested in rCore_tutorial_tests are comparing it to the libraries listed below

• jiegec / Projects
  A summary of my projects
  ☆49Updated last week
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• wangrunji0408 / UndergraduateProjects
  A collection of my undergraduate projects
  ☆90Updated last year
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆48Updated 3 years ago
• MashPlant / db
  A database management system implemented in Rust from scratch.
  ☆22Updated 3 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• decaf-lang / minidecaf
  The MiniDecaf compilers.
  ☆67Updated 4 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆58Updated 3 years ago
• chyyuu / thoughts
  ☆42Updated last year
• luojia65 / DailySchedule
  ☆23Updated 3 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last month
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆23Updated 5 years ago
• skyzh / raytracer-tutorial
  raytracer project for PPCA 2020
  ☆63Updated 3 years ago
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 4 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 5 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• decaf-lang / decaf-rs
  The Decaf compiler, written in Rust
  ☆56Updated 5 years ago
• Harry-Chen / TrivialKV
  A naive key-value database as the project of Storage Technology Foundations course
  ☆10Updated 6 years ago
• MashPlant / DStl
  Various data structures implementation, in STL style
  ☆11Updated 3 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆118Updated 9 months ago
• GCYYfun / DailySchedule
  《日常》
  ☆18Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 7 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• rcore-os / rCore_tutorial_doc
  Tutorial doc for rCore OS step by step (2nd edition)
  ☆65Updated 4 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆48Updated 2 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago