Alternatives and similar repositories for simple-vgg16

Users that are interested in simple-vgg16 are comparing it to the libraries listed below

• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆41Updated 11 months ago
• yutongshen / RISC-V-Emulator
  ☆31Updated 4 months ago
• LeiWang1999 / nvdla_loadables
  some sample caffemodel, prototxt, test images and pre compiled loadabes .
  ☆13Updated 4 years ago
• neurosim / DNN_NeuroSim_V1.3
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆69Updated last year
• ONNC / onnc-tutorial
  ☆59Updated 3 years ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆79Updated 11 months ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 3 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆19Updated last year
• zeasa / nvdla-compiler
  ☆44Updated 5 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆92Updated last year
• leo47007 / TPU-Tensor-Processing-Unit
  IC implementation of TPU
  ☆124Updated 5 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆129Updated 4 months ago
• yonseicasl / Nebula
  Nebula: Deep Neural Network Benchmarks in C++
  ☆12Updated 6 months ago
• Aayush-Ankit / puma-simulator
  [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…
  ☆65Updated 2 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆27Updated 2 months ago
• harvard-acc / smaug
  SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
  ☆110Updated 2 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated 11 months ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• Xilinx / xup_high_level_synthesis_design_flow
  AMD University Program HLS tutorial
  ☆97Updated 8 months ago
• FCAS-LAB / Chiplet-Gem5-SharedMemory
  ☆31Updated last year
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆84Updated last year
• yutongshen / RISC-V_SoC
  ☆37Updated 2 years ago
• hahahaxyf / Get-Moving-with-Pynq-on-Alveo-U50
  Get Moving with Pynq on Alveo U50
  ☆11Updated 4 years ago
• Accelergy-Project / timeloop-accelergy-exercises
  Exercises for exploring the Fibertree, Timeloop and Accelergy tools
  ☆98Updated 2 months ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆129Updated 3 months ago
• twaclaw / matmult
  A floating-point matrix multiplication implemented in hardware
  ☆31Updated 4 years ago
• CoffeeBeforeArch / nvbit_tools
  ☆13Updated 4 years ago
• CMU-SAFARI / Mosaic
  Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…
  ☆49Updated 6 years ago