joksas / nonideality-aware-mnn-training
Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”
☆12Updated last year
Alternatives and similar repositories for nonideality-aware-mnn-training
Users that are interested in nonideality-aware-mnn-training are comparing it to the libraries listed below
Sorting:
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆28Updated last year
- ☆9Updated 5 years ago
- Simulations using Brian for memristor-based neural networks using STDP learning☆26Updated 8 years ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆31Updated 2 years ago
- ☆37Updated 2 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆26Updated 2 years ago
- This Pytorch-based framework demonstrates a sentiment analysis task in the IMDB movie reviews dataset using an SNN with a statistic memri…☆20Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆47Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- ReRAM implementation on CNN☆18Updated 6 years ago
- ☆21Updated 6 years ago
- memristor 1T1R array based CNN and ConvLSTM☆69Updated 5 years ago
- In-sensor reservoir computing for language learning via two-dimensional memristors☆18Updated 2 years ago
- Memristor Reinforcement Learning☆28Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆16Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆33Updated last year
- Modeling of memristors in LTSpise environment☆29Updated 7 months ago
- Structured clustering for memristive crossbar based neuromorphic architectures☆14Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago