joksas / nonideality-aware-mnn-trainingLinks
Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”
☆13Updated 2 years ago
Alternatives and similar repositories for nonideality-aware-mnn-training
Users that are interested in nonideality-aware-mnn-training are comparing it to the libraries listed below
Sorting:
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆28Updated 2 years ago
- ☆42Updated 3 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆29Updated 2 years ago
- Simulations using Brian for memristor-based neural networks using STDP learning☆27Updated 9 years ago
- This Pytorch-based framework demonstrates a sentiment analysis task in the IMDB movie reviews dataset using an SNN with a statistic memri…☆23Updated 2 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆164Updated last year
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆56Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- In-sensor reservoir computing for language learning via two-dimensional memristors☆22Updated 2 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆175Updated 6 months ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆31Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- memristor 1T1R array based CNN and ConvLSTM☆70Updated 6 years ago
- ☆38Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆39Updated 5 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆22Updated last year
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- ☆31Updated 7 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- Fully opensource spiking neural network accelerator☆155Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆40Updated 3 years ago
- Modeling of memristors in LTSpise environment☆33Updated last month
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 6 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆24Updated 5 years ago
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago