joksas / nonideality-aware-mnn-trainingLinks
Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”
☆14Updated 2 years ago
Alternatives and similar repositories for nonideality-aware-mnn-training
Users that are interested in nonideality-aware-mnn-training are comparing it to the libraries listed below
Sorting:
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆31Updated 2 years ago
- ☆10Updated 5 years ago
- ☆43Updated 3 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆32Updated 2 years ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆33Updated 2 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆170Updated last year
- In-sensor reservoir computing for language learning via two-dimensional memristors☆23Updated 2 years ago
- This Pytorch-based framework demonstrates a sentiment analysis task in the IMDB movie reviews dataset using an SNN with a statistic memri…☆24Updated 2 years ago
- Simulations using Brian for memristor-based neural networks using STDP learning☆28Updated 9 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆60Updated last year
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆22Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- ☆34Updated 9 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- ☆20Updated 2 years ago
- Fully opensource spiking neural network accelerator☆160Updated 2 years ago
- ☆40Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆180Updated 7 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆128Updated 6 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆35Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- Collection of Spiking Neural Network applications for SNN Toolbox.☆34Updated 5 years ago