OpenHT FPGA design
☆35Jun 24, 2024Updated last year
Alternatives and similar repositories for OpenHT-fpga
Users that are interested in OpenHT-fpga are comparing it to the libraries listed below
Sorting:
- Repository for the hardware parts of the OpenHT project☆60Jul 2, 2024Updated last year
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27Mar 1, 2025Updated last year
- TOP2049 Open Source programming suite☆16Jan 25, 2026Updated last month
- SDR design based on the AT86RF215 transceiver with IQ LVDS / FPGA DDR (dual-data-rate) interface☆22Jul 27, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- Various implementations☆20Jan 24, 2026Updated last month
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21May 28, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆53Oct 9, 2024Updated last year
- Python FirmWare UPgrader -- a DFU (and similar) utility for python☆26Aug 27, 2025Updated 6 months ago
- M17 Demodulator in C++ (GPL)☆40Feb 24, 2025Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆102Jan 18, 2024Updated 2 years ago
- M17 modem board for 9600-baud capable radios☆124Oct 7, 2025Updated 5 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆225Apr 29, 2025Updated 10 months ago
- ☆24Oct 20, 2023Updated 2 years ago
- High performance narrow-band receiver. Most of the important parts are fabbed in the US. The superH is a 480MHz STM32H743 based SDR cap…☆18Jul 26, 2022Updated 3 years ago
- Gatery, a library for circuit design.☆23Dec 9, 2024Updated last year
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Amateur Radio Callsign RegEx Generator☆13Jul 12, 2022Updated 3 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆19Feb 19, 2018Updated 8 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆335Mar 6, 2026Updated 2 weeks ago
- Mini17 - QRP M17 handheld☆41Jan 30, 2026Updated last month
- CC1200 HAT - firmware☆16Feb 27, 2026Updated 3 weeks ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- A full analog GPS receiver using discrete rf components and TinyFPGA☆157Aug 15, 2024Updated last year
- a Software Defined Infrared (SDIR) neighbor☆19Dec 6, 2021Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62May 18, 2019Updated 6 years ago
- CC1200 HAT - RF board☆21May 28, 2025Updated 9 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆14Jun 15, 2018Updated 7 years ago
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- APRS to WhatsApp Gateway for Amateur Radio☆12Jan 21, 2023Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago