OpenHT FPGA design
☆38Jun 24, 2024Updated 2 years ago
Alternatives and similar repositories for OpenHT-fpga
Users that are interested in OpenHT-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- RTL implementation of components for DVB-S2☆148May 25, 2026Updated 3 months ago
- FPGA firmware for FPGA radio baseband board. Scroll down for README.☆17Nov 19, 2019Updated 6 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SDR design based on the AT86RF215 transceiver with IQ LVDS / FPGA DDR (dual-data-rate) interface☆25Jul 27, 2022Updated 4 years ago
- Repository for the hardware parts of the OpenHT project☆61Jul 2, 2024Updated 2 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆28May 4, 2026Updated 4 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆59Oct 9, 2024Updated last year
- Minimum shift keying top module for PLUTO FPGA☆18Jul 17, 2026Updated 2 months ago
- Various implementations☆21Jan 24, 2026Updated 7 months ago
- musl's complex math functions☆13Jul 26, 2017Updated 9 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20May 28, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A basic Soft(Gate)ware Defined Radio architecture☆105Jan 18, 2024Updated 2 years ago
- Dimensional Drawings for the "Fire Plug" Padlock Core Tool☆18Aug 22, 2022Updated 4 years ago
- Python FirmWare UPgrader -- a DFU (and similar) utility for python☆27Aug 27, 2025Updated last year
- M17 Demodulator in C++ (GPL)☆40Feb 24, 2025Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- M17 modem board for 9600-baud capable radios☆129Oct 7, 2025Updated 11 months ago
- GNU Radio M17 protocol implementation☆43Feb 18, 2026Updated 7 months ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆384Apr 27, 2026Updated 4 months ago
- Mini17 - QRP M17 handheld☆41Jan 30, 2026Updated 7 months ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet