glixx / tkgate
Digital circuit simulator, written by Jeffery P. Hansen
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for tkgate
- A graphical editor and event-driven simulator for digital circuits☆25Updated 2 years ago
- Multi-function, universal, fixed-point CORDIC☆15Updated 2 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆21Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated 11 months ago
- Some simple demo routines for the TinyFPGA BX☆16Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Updated 4 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆32Updated 9 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆22Updated 4 months ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 2 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated last year
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆20Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆20Updated 10 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆27Updated 5 years ago
- RISC-V Playground on Nandland Go☆15Updated last year
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago