Alternatives and similar repositories for BestRAG

Users that are interested in BestRAG are comparing it to the libraries listed below

• samadpls / samadpls
  Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)
  ☆11Updated last week
• samadpls / Programing-Gifs
  Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.
  ☆12Updated 5 months ago
• samadpls / Aurora-5-Stage-Pipelined-RV32i
  Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…
  ☆10Updated 2 years ago
• samadpls / MediSync
  MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌
  ☆16Updated last year
• Smart-Assess / Smart-Assess-Frontend
  ☆12Updated last month
• samadpls / yt-clickbait-detector
  A web application which suggests user non-clickbait video on YouTube s. Easy to use.
  ☆12Updated 2 years ago
• samadpls / salary-managment
  Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…
  ☆12Updated last year
• samadpls / opensource
  This repository will help you to contribute open source on GitHub. It will cover all the steps you need to follow to do any kind of open …
  ☆36Updated 3 months ago
• syedmharis / Student-Feedback-Automation
  This Python script uses the Playwright library to automate the submission of a survey form on a university portal. It logs in using the p…
  ☆12Updated 2 years ago
• merledu / Scala-Chisel-Learning-Journey
  This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…
  ☆12Updated 2 years ago
• merledu / Riscv-Single-Cycle-Cores
  This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…
  ☆10Updated 2 years ago
• merledu / vaquita
  ☆18Updated 3 months ago
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆23Updated last month
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆180Updated 2 months ago
• riscv-software-src / riscof
  ☆83Updated 3 months ago
• haraldh / dynqueue
  dynamically extendable Rayon parallel iterator
  ☆9Updated 3 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆170Updated 6 months ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated last month
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆144Updated 9 months ago
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆14Updated 3 months ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated this week
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆20Updated 6 months ago
• de-vri-es / spicat
  Full-duplex SPI transactions from the command line.
  ☆15Updated last year
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 11 months ago
• litz-lab / scarab-infra
  A set of tools that automate the execution of scarab simulations
  ☆12Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆148Updated last year
• openhwgroup / cv-hpdcache-verif
  Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
  ☆14Updated 5 months ago