Smart-Assess / Smart-Assess-FrontendLinks
☆13Updated 6 months ago
Alternatives and similar repositories for Smart-Assess-Frontend
Users that are interested in Smart-Assess-Frontend are comparing it to the libraries listed below
Sorting:
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆15Updated 5 months ago
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Updated 10 months ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Updated 2 years ago
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Updated 3 years ago
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12Updated 2 years ago
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Updated last year
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10Updated last year
- BestRAG: A library for hybrid RAG, combining dense, sparse, and late interaction methods for efficient document storage and search.☆19Updated 11 months ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Updated last year
- This repository will help you to contribute open source on GitHub. It will cover all the steps you need to follow to do any kind of open …☆38Updated last week
- This repo uses a neural network to recognize digits from images. It trains the network using the backpropagation algorithm to minimize th…☆11Updated last year
- This project is the result of my introduction to software engineering course where our aim was to develop a transaction-based software.☆18Updated 2 years ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆14Updated 3 months ago
- This Python script uses the Playwright library to automate the submission of a survey form on a university portal. It logs in using the p…☆12Updated 2 years ago
- ☆18Updated 2 months ago
- This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…☆10Updated 3 years ago
- ☆17Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Basic Data Structure Algorithm in C++☆13Updated 3 years ago
- The GATE EC Preparation Repository provides comprehensive study materials, including handbooks, formula books, solved papers (2010-2024),…☆17Updated 5 months ago
- Raise Genuine PRs, Your PRs will be accepted, Don't forget to spread love and if you like give us a ⭐️you aren't allowed to Update READM…☆30Updated 2 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆19Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Updated 4 months ago
- ☆117Updated last year
- Github repository for the official website of GirlScript Foundation's Asansol Chapter using Vanilla JS☆55Updated 3 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆52Updated 2 years ago
- Join Hacktoberfest 2023: Contribute to open source, learn, and earn rewards. Beginner-friendly. Explore issues, fork, code, and make a gl…☆142Updated 2 months ago
- ☆14Updated 7 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Updated 5 years ago