splinedrive / i2c_oled_fpga_bresenhamLinks
i2c fpga oled sdd1306 bresenham implementation
☆13Updated 4 years ago
Alternatives and similar repositories for i2c_oled_fpga_bresenham
Users that are interested in i2c_oled_fpga_bresenham are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- ☆70Updated 10 months ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Master-thesis-final☆19Updated last year
- Zero to ASIC group submission for MPW2☆13Updated 3 months ago
- ☆33Updated last year
- fpga i2c rtc oled based clock with alarm supports buzzer☆16Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- FPGA dev board based on Lattice iCE40 8k☆69Updated 4 years ago
- ☆45Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆19Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 3 weeks ago