wlmnzf / CPU
《CPU自制入门》源码
☆19Updated 7 years ago
Alternatives and similar repositories for CPU:
Users that are interested in CPU are comparing it to the libraries listed below
- ☆119Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 3 years ago
- 用Altera FPGA芯片自制CPU☆39Updated 10 years ago
- riscv资料、论文等☆141Updated 6 years ago
- The Ultra-Low Power RISC Core☆47Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- ☆36Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆166Updated 3 years ago
- ☆31Updated last year
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- A RISCV Emulator written in Python☆44Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Riscv32 CPU Project☆82Updated 7 years ago
- AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。☆36Updated 4 years ago
- 为推广RISC-V尽些薄力☆309Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆20Updated 8 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 6 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- ☆14Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- ☆139Updated 4 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆28Updated 5 months ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 4 years ago
- 8051 core☆101Updated 10 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 5 months ago