Alternatives and similar repositories for ES-CW1

Users that are interested in ES-CW1 are comparing it to the libraries listed below

• simon-staal / Odyssey_C_Compiler
  This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…
  ☆18Updated 2 years ago
• MatchLab-Imperial / machine-learning-course
  ☆12Updated 2 years ago
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 7 months ago
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆19Updated 4 months ago
• quix12345 / Q-Flight
  ☆8Updated 2 years ago
• johnwickerson / HSV
  ☆29Updated last month
• quix12345 / RocketSimu
  RocketSimu's repository
  ☆10Updated 5 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆380Updated 2 years ago
• Gralerfics / FmcPGA
  A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
  ☆82Updated last year
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• edstott / EEE2Rover
  ☆1Updated 2 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆97Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆688Updated this week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆739Updated last year
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆353Updated last year
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 5 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 4 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆323Updated this week
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆711Updated 7 months ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆25Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,310Updated this week
• Sirius-RX / SDVX-SP_Con
  An Arcade PC Controller for SDVX. At the same time, the scheme is compatible with O.N.G.E.K.I Controller and IIDX Controller.
  ☆39Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 4 months ago
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 3 years ago
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆440Updated 9 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆645Updated 2 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,013Updated this week
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆393Updated 2 months ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆765Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 4 months ago