edstott / ES-CW1

Related projects ⓘ

Alternatives and complementary repositories for ES-CW1

• simon-staal / Odyssey_C_Compiler
  This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…
  ☆17Updated last year
• MatchLab-Imperial / machine-learning-course
  ☆11Updated last year
• quix12345 / Q-Flight
  ☆8Updated 2 years ago
• quix12345 / RocketSimu
  RocketSimu's repository
  ☆10Updated 4 years ago
• vickyiii / Quick-Start-Guide-for-HLS
  This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…
  ☆18Updated 2 years ago
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆29Updated 3 months ago
• lllibano / SystolicArray
  A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
  ☆16Updated 7 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆11Updated 9 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆124Updated this week
• Futuresxy / General-CNN-Accelerator
  General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。
  ☆20Updated 5 months ago
• johnwickerson / HSV
  ☆27Updated last week
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆153Updated last month
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆76Updated 5 months ago
• RV-BOSC / OpenNoC
  ☆62Updated 3 months ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆39Updated 4 years ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆20Updated 4 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆65Updated 3 months ago
• xiaoerlang0359 / E203plus
  upgrade to e203 (a risc-v core)
  ☆37Updated 4 years ago
• Xinyang-ZHANG / MNIST
  MNIST using tensorflow, c++ and fpga (zynq7010)
  ☆27Updated last year
• Advanced-Microelectronics-Group / OpenC910_Modified
  commit rtl and build cosim env
  ☆35Updated 7 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆20Updated last year
• briansune / PYNQ-2.7-MNIST
  PYNQ-Based MNIST with Tensorflow Lite
  ☆17Updated 10 months ago
• BoooC / CNN-Accelerator-Based-on-Eyeriss-v2
  A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
  ☆32Updated 2 months ago
• puccinic / Transformer_dataflow
  C++ code for HLS FPGA implementation of transformer
  ☆12Updated 2 months ago
• chenhaoc / ESL_Learning
  some knowleage about SystemC/TLM etc.
  ☆16Updated last year
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆11Updated 6 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆68Updated 2 years ago