A random fuzz generator for the RISC-V vector extension intrinsics
☆29Dec 8, 2024Updated last year
Alternatives and similar repositories for riscv-vector-intrinsic-fuzzing
Users that are interested in riscv-vector-intrinsic-fuzzing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- ☆15Jul 28, 2026Updated last week
- ☆17Apr 3, 2022Updated 4 years ago
- ☆35Mar 31, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 3 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 5 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 7 months ago
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Apr 28, 2026Updated 3 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 4 months ago
- ☆16May 2, 2026Updated 3 months ago
- A minimal implementation of the LLVM core libraries and tools☆17Updated this week
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆58Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated last month
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- A Large-Scale Automated Program Repair Benchmark of Real-World LLVM Middle-End Bugs☆22Mar 20, 2026Updated 4 months ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆23Jul 19, 2025Updated last year
- An egglog-compatible but faster ahead-of-time compiling e-graph engine.☆23Jul 26, 2025Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated 3 weeks ago
- ☆16Mar 23, 2026Updated 4 months ago
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11Jan 9, 2021Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- A telegram bot to balance parenthesis in the world☆15Mar 30, 2026Updated 4 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago