A random fuzz generator for the RISC-V vector extension intrinsics
☆29Dec 8, 2024Updated last year
Alternatives and similar repositories for riscv-vector-intrinsic-fuzzing
Users that are interested in riscv-vector-intrinsic-fuzzing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- ☆15Updated this week
- ☆17Apr 3, 2022Updated 4 years ago
- ☆36Mar 31, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 4 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 5 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Apr 28, 2026Updated 4 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 5 months ago
- ☆16May 2, 2026Updated 3 months ago
- A minimal implementation of the LLVM core libraries and tools☆18Aug 15, 2026Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆116May 25, 2026Updated 3 months ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 3 months ago
- The source code to the Voss II Hardware Verification Suite☆58Aug 12, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated last month
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- A Large-Scale Automated Program Repair Benchmark of Real-World LLVM Middle-End Bugs☆22Mar 20, 2026Updated 5 months ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆23Jul 19, 2025Updated last year
- An egglog-compatible but faster ahead-of-time compiling e-graph engine.☆23Jul 26, 2025Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated last month
- ☆17Mar 23, 2026Updated 5 months ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- ☆10Aug 9, 2026Updated 3 weeks ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- A telegram bot to balance parenthesis in the world☆15Mar 30, 2026Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago