robseb / HPS2FPGAmapping
SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)
☆35Updated 3 years ago
Related projects: ⓘ
- Wishbone interconnect utilities☆34Updated 3 months ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆103Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆70Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆68Updated 2 years ago
- Spen's Official OpenOCD Mirror☆45Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- USB Full Speed PHY☆38Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- A wishbone controlled scope for FPGA's☆72Updated 8 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆84Updated 4 years ago
- Verilog wishbone components☆106Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆21Updated 9 months ago
- ☆37Updated 3 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆52Updated 2 years ago
- Dockerized FPGA toolchain experiments☆27Updated 7 months ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆22Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- FPGA Logic Analyzer and GUI☆79Updated last year
- TCP/IP controlled VPI JTAG Interface.☆58Updated 2 years ago
- sample VCD files☆36Updated 7 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- ☆62Updated 2 months ago
- Demo projects for various Kintex FPGA boards☆43Updated 3 months ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆21Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago
- ☆34Updated 7 months ago