Alternatives and similar repositories for rvspoc

Users that are interested in rvspoc are comparing it to the libraries listed below

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆66Updated 3 weeks ago
• jiegec / kb
  My knowledge base
  ☆76Updated this week
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆22Updated 6 months ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated 2 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated this week
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆46Updated last week
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆74Updated this week
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 5 months ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 6 months ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆59Updated last week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated last week
• chyyuu / thoughts
  ☆42Updated 2 years ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆161Updated last week
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Updated 3 weeks ago
• loongson-community / docs
  Archive of Loongson products' public documentation / 龙芯产品公开文档存档
  ☆89Updated 2 weeks ago
• openeuler-mirror / RISC-V
  ☆25Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆106Updated 9 months ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆77Updated 3 weeks ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆156Updated last year