rv2036 / rvspocLinks
RISC-V Software Porting and Optimization Championship
☆16Updated last week
Alternatives and similar repositories for rvspoc
Users that are interested in rvspoc are comparing it to the libraries listed below
Sorting:
- Unofficial LoongArch Intrinsics Guide☆59Updated last week
- Yet another Linux Distro for RISC-V!☆71Updated 2 months ago
- ☆29Updated 3 years ago
- My knowledge base☆62Updated this week
- Tiny simple things inside the kernel☆25Updated last month
- LoongArch Opcodes (unofficially compiled list)☆44Updated 2 months ago
- Collection of Loongson products' public documentation☆79Updated 3 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- XuanTie vendor extension Instruction Set spec☆39Updated last month
- Project magament for porting openEuler to RISC-V☆34Updated last year
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- Examine and discover LoongArch instructions☆19Updated this week
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆49Updated last week
- Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.☆21Updated 2 years ago
- ☆18Updated 8 months ago
- Multi-Architecture UEFI Environment Driver☆57Updated 3 months ago
- Weekly update for SG2042 ecosystem. RISC-V is inevitable!☆22Updated this week
- Buildroot customized for Xuantie™ RISC-V CPU☆45Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- RISC-V is where innovation happens!☆19Updated last year
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆48Updated 11 months ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆48Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆100Updated 3 months ago
- 由HelloLLVM社区主席邱吉博士发起,联合HelloGCC等技术社区,推出了「南盘江计划」,致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆37Updated last week
- ☆70Updated 2 years ago
- ☆31Updated last month
- KVM RISC-V HowTOs☆47Updated 3 years ago