Alternatives and similar repositories for rvspoc

Users that are interested in rvspoc are comparing it to the libraries listed below

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆65Updated this week
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 5 months ago
• jiegec / kb
  My knowledge base
  ☆75Updated last week
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆44Updated 2 weeks ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆88Updated last month
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆21Updated 5 months ago
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆73Updated this week
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆34Updated 3 years ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆50Updated 7 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆73Updated 2 months ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 4 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 10 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆127Updated 6 months ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆157Updated this week
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆106Updated 8 months ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• openeuler-mirror / RISC-V
  ☆25Updated last year
• arceos-hypervisor / 2024-virtualization-campus
  2024春夏季训练营第三阶段-虚拟化方向
  ☆46Updated last year
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆154Updated last year
• loongson / gcc
  ☆26Updated last year
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated this week
• loongson / LoongArch-Documentation
  The documentation for LoongArch.
  ☆268Updated 9 months ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 9 months ago