Alternatives and similar repositories for zybo-audio:

Users that are interested in zybo-audio are comparing it to the libraries listed below

• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆27Updated 6 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• dwjbosman / I2S_sender
  VHDL I2S transmitter
  ☆13Updated 6 years ago
• filipamator / vu_meter
  FPGA-based FFT audio spectrum analyzer
  ☆21Updated 7 years ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆27Updated 4 years ago
• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆19Updated 3 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆19Updated 6 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆30Updated 7 years ago
• gwbres / audio-dsp
  audio DSP applications using zynq/zed boards
  ☆16Updated 4 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆56Updated 4 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• cterrill26 / FPGA_AudioVisualizer
  Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…
  ☆14Updated 4 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• ems-kl / zedboard_audio
  A Audio Interface for the Zedboard
  ☆29Updated 10 years ago
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Updated 6 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 4 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆59Updated 4 years ago
• VISHNUBINDUBALACHANDRAN / Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL
  This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…
  ☆14Updated 4 months ago
• ericgineer / CIC
  A CIC filter implemented in Verilog
  ☆22Updated 9 years ago
• salcanmor / SRAM-tester-for-Cmod-A7-35T
  Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
  ☆18Updated 6 years ago
• ricardo-jasinski / vhdl-csv-file-reader
  VHDL package for reading formatted data from comma-separated-values (CSV) files
  ☆23Updated 11 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 6 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆39Updated 2 months ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 7 months ago
• Digilent / Pmod-I2S2
  ☆45Updated last year
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆48Updated 5 months ago
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆26Updated 6 years ago
• YetAnotherElectronicsChannel / FPGA-Audio-IIR
  ☆24Updated 4 years ago