Alternatives and similar repositories for zybo-audio

Users that are interested in zybo-audio are comparing it to the libraries listed below

• filipamator / vu_meter
  FPGA-based FFT audio spectrum analyzer
  ☆22Updated 7 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• dwjbosman / I2S_sender
  VHDL I2S transmitter
  ☆13Updated 6 years ago
• gwbres / audio-dsp
  audio DSP applications using zynq/zed boards
  ☆17Updated 4 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆29Updated 6 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• VISHNUBINDUBALACHANDRAN / Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL
  This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…
  ☆14Updated 6 months ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆58Updated 4 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆31Updated 8 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 5 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆30Updated 4 years ago
• ramanmangla / Digital-Audio-Equalizer
  Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
  ☆13Updated 5 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆20Updated 7 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆46Updated last year
• Digilent / Pmod-I2S2
  ☆45Updated last year
• Digilent / Arty-A7
  ☆15Updated 11 months ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆34Updated 7 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• delhatch / VGA_mem_mapped
  Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.
  ☆15Updated 7 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆92Updated 9 months ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 7 years ago
• noscene / ice40_audio
  verilog example to drive PCM5102 DAC with FPGA
  ☆18Updated 7 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆30Updated 7 years ago
• salcanmor / SRAM-tester-for-Cmod-A7-35T
  Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
  ☆19Updated 6 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆21Updated 3 years ago
• chili-chips-ba / uberClock
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆11Updated last week
• tinylabs / tinylabs-cores
  Fusesoc compatible rtl cores
  ☆15Updated 2 years ago