Alternatives and similar repositories for zybo-audio:

Users that are interested in zybo-audio are comparing it to the libraries listed below

• dwjbosman / I2S_sender
  VHDL I2S transmitter
  ☆13Updated 6 years ago
• filipamator / vu_meter
  FPGA-based FFT audio spectrum analyzer
  ☆21Updated 7 years ago
• gwbres / audio-dsp
  audio DSP applications using zynq/zed boards
  ☆15Updated 4 years ago
• VISHNUBINDUBALACHANDRAN / Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL
  This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…
  ☆14Updated 2 months ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆17Updated 6 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆27Updated 6 years ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆27Updated 4 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 9 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆55Updated 4 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆30Updated 7 years ago
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆25Updated 6 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆19Updated 6 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆27Updated 7 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆42Updated 10 months ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆32Updated 6 years ago
• Cognoscan / VerilogCogs
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Updated 9 years ago
• ramanmangla / Digital-Audio-Equalizer
  Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
  ☆13Updated 5 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 6 years ago
• suisuisi / AXI4-Stream-FIR-filter
  AXI4-Stream FIR filter IP
  ☆14Updated 2 years ago
• farbius / dsp_xilinx_ip
  Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python
  ☆34Updated 2 years ago
• Digilent / Pmod-I2S2
  ☆43Updated last year
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆86Updated 5 months ago
• ems-kl / zedboard_audio
  A Audio Interface for the Zedboard
  ☆29Updated 9 years ago
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆12Updated 6 years ago
• paulscherrerinstitute / xvcSupport
  ☆17Updated 4 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆73Updated 4 years ago
• gabrielebaris / iir-audio-filter-fpga
  Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA
  ☆12Updated 6 years ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆146Updated last year