Alternatives and similar repositories for vu_meter

Users that are interested in vu_meter are comparing it to the libraries listed below

• pcsrule / zybo-audio
  Realtime audio DSP on the ZyBo
  ☆9Updated 9 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆28Updated 6 years ago
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆83Updated 5 years ago
• ramanmangla / Digital-Audio-Equalizer
  Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
  ☆13Updated 5 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆56Updated 4 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆49Updated 6 months ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• dwjbosman / I2S_sender
  VHDL I2S transmitter
  ☆13Updated 6 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆113Updated 4 years ago
• noscene / ice40_audio
  verilog example to drive PCM5102 DAC with FPGA
  ☆18Updated 7 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Updated 7 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 5 years ago
• gwbres / audio-dsp
  audio DSP applications using zynq/zed boards
  ☆17Updated 4 years ago
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆26Updated 6 years ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆30Updated 4 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆65Updated 4 years ago
• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆20Updated 3 years ago
• Cognoscan / VerilogCogs
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Updated 10 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆40Updated 2 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆20Updated 7 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆31Updated 8 years ago
• ZipCPU / interpolation
  Digital Interpolation Techniques Applied to Digital Signal Processing
  ☆61Updated 11 months ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆30Updated 7 years ago
• lvgl / lv_port_xilinx_zedboard_vitis
  This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
  ☆25Updated last year
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆96Updated 8 years ago