filipamator / vu_meterLinks
FPGA-based FFT audio spectrum analyzer
☆22Updated 8 years ago
Alternatives and similar repositories for vu_meter
Users that are interested in vu_meter are comparing it to the libraries listed below
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆13Updated 5 years ago
- Realtime audio DSP on the ZyBo☆10Updated 9 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- A collection of demonstration digital filters☆161Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- FPGA-based Multi-Effects system for the electric guitar☆141Updated 8 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- ☆13Updated 6 years ago
- ☆68Updated 5 years ago
- ☆15Updated 3 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- A Audio Interface for the Zedboard☆30Updated 10 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- AXI4-Stream FIR filter IP☆18Updated 3 years ago
- A series of CORDIC related projects☆120Updated last year
- VHDL Modules☆24Updated 10 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- A wishbone controlled PWM (audio) controller☆18Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- FIR filter implementation☆29Updated 5 years ago
- ☆12Updated 8 years ago