Alternatives and similar repositories for vu_meter

Users that are interested in vu_meter are comparing it to the libraries listed below

• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆13Updated 5 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆62Updated 5 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆127Updated 5 years ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆166Updated 2 years ago
• pcsrule / zybo-audio
  Realtime audio DSP on the ZyBo
  ☆10Updated 10 years ago
• ZipCPU / interpolation
  Digital Interpolation Techniques Applied to Digital Signal Processing
  ☆67Updated last year
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Updated 7 years ago
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆254Updated last year
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆93Updated 6 years ago
• Vladilit / fpga-multi-effect
  FPGA-based Multi-Effects system for the electric guitar
  ☆144Updated 8 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆76Updated 5 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆89Updated 7 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆114Updated 9 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆74Updated 3 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆47Updated last year
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆78Updated 3 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆32Updated 8 years ago
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆29Updated 5 years ago
• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆22Updated 3 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆32Updated 7 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆71Updated 5 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆31Updated 7 years ago
• esynr3z / proto245
  🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
  ☆45Updated 4 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆44Updated 5 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• Digilent / Zedboard-DMA
  ☆14Updated 6 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆121Updated last year
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 5 years ago
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆192Updated 13 years ago
• chili-chips-ba / uberClock
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆22Updated last week