filipamator / vu_meterLinks
FPGA-based FFT audio spectrum analyzer
☆22Updated 7 years ago
Alternatives and similar repositories for vu_meter
Users that are interested in vu_meter are comparing it to the libraries listed below
Sorting:
- Realtime audio DSP on the ZyBo☆9Updated 9 years ago
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- VHDL I2S transmitter☆13Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- ☆65Updated 5 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- A collection of demonstration digital filters☆154Updated last year
- A Audio Interface for the Zedboard☆29Updated 10 years ago
- FPGA-based Multi-Effects system for the electric guitar☆135Updated 7 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆30Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆108Updated 8 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- Change the pitch of your voice in real-time!☆31Updated 8 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆242Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Video and Image Processing☆39Updated 4 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆26Updated last year