nmosier / clou
☆10Updated last year
Related projects ⓘ
Alternatives and complementary repositories for clou
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 4 months ago
- RISC-V BSV Specification☆17Updated 4 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- Wrapper for ETH Ariane Core☆19Updated 3 months ago
- Main Repo for the OpenHW Group Software Task Group☆15Updated this week
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- ☆30Updated 2 years ago
- CHERI C/C++ Programming Guide☆29Updated last year
- ☆18Updated 9 years ago
- XML representation of the x86 instruction set☆27Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 4 years ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 4 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆13Updated 5 years ago
- ☆14Updated 3 months ago
- Open-source non-blocking L2 cache☆33Updated this week
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- Sail code model of the CHERIoT ISA☆34Updated this week
- COATCheck☆12Updated 6 years ago
- CHERI ISA Specification☆21Updated 4 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- Code repository for Coppelia tool☆20Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆32Updated 4 years ago