llvm / eudslLinks
Embedded Universal DSL: a good DSL for us, by us
☆38Updated this week
Alternatives and similar repositories for eudsl
Users that are interested in eudsl are comparing it to the libraries listed below
Sorting:
- A minimal (really) out-of-tree MLIR example☆44Updated last week
- UB-aware interpreter for LLVM debugging☆29Updated last week
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆20Updated this week
- ☆30Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- Retargetable ML compilers for the twenty-first century!☆13Updated 2 months ago
- A translation validation framework for MLIR☆86Updated 3 months ago
- Declarative MLIR compilers in Python!☆35Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- A utility library to bridge llvm and mlir gaps.☆13Updated 5 months ago
- Website for CS 265☆29Updated 5 months ago
- Example for running IREE in a bare-metal Arm environment.☆35Updated 3 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 weeks ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆51Updated last week
- materials available to the public☆25Updated 7 months ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- ☆22Updated last week
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆102Updated this week
- benchmarking e-graph extraction☆44Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 6 months ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆15Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ☆31Updated last year
- A GLSL compiler targeting SPIR-V mlir☆20Updated 8 months ago
- ☆15Updated 2 years ago