llvm / eudslLinks
Embedded Universal DSL: a good DSL for us, by us
☆45Updated this week
Alternatives and similar repositories for eudsl
Users that are interested in eudsl are comparing it to the libraries listed below
Sorting:
- UB-aware interpreter for LLVM debugging☆31Updated this week
- A minimal (really) out-of-tree MLIR example☆44Updated 3 weeks ago
- A translation validation framework for MLIR☆87Updated 5 months ago
- Website for CS 265☆29Updated 8 months ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆105Updated last month
- Declarative MLIR compilers in Python!☆35Updated 4 years ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated this week
- MimIR is my Intermediate Representation☆75Updated this week
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated 2 weeks ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆11Updated this week
- A utility library to bridge llvm and mlir gaps.☆13Updated 8 months ago
- benchmarking e-graph extraction☆47Updated 3 months ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated 3 weeks ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- simple snapshot-style integration testing for commands☆71Updated 3 months ago
- A program synthesis framework for verified lifting applications☆54Updated 3 months ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- An LLVM IR dataset for data-driven compiler optimization research☆65Updated this week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 months ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆20Updated 10 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆48Updated 6 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated this week
- Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …☆142Updated 5 years ago
- ☆20Updated 2 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 4 months ago
- ☆69Updated last week
- ☆62Updated last year
- Some experiments with SMT solvers and GIMPLE IR☆75Updated this week
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year