llvm / eudsl
Embedded Universal DSL: a good DSL for us, by us
☆29Updated this week
Alternatives and similar repositories for eudsl:
Users that are interested in eudsl are comparing it to the libraries listed below
- A translation validation framework for MLIR☆78Updated 2 months ago
- Example for running IREE in a bare-metal Arm environment.☆26Updated 2 weeks ago
- ☆28Updated 2 years ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆17Updated 8 months ago
- UB-aware interpreter for LLVM debugging☆22Updated this week
- Automatically generate a compiler using equality saturation☆27Updated 9 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆18Updated 4 months ago
- benchmarking e-graph extraction☆35Updated 2 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated 2 months ago
- A minimal (really) out-of-tree MLIR example☆37Updated last month
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 7 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Retargetable ML compilers for the twenty-first century!☆12Updated 4 months ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 7 months ago
- A header-only C++ library for writing compiler/interpreter frontends.☆12Updated 3 months ago
- A program synthesis framework for verified lifting applications☆48Updated this week
- FPGA synthesis tool powered by program synthesis☆38Updated 2 months ago
- materials available to the public☆23Updated 2 months ago
- Declarative MLIR compilers in Python!☆33Updated 4 years ago
- A utility library to bridge llvm and mlir gaps.☆12Updated 3 weeks ago
- MimIR is my Intermediate Representation☆55Updated this week
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- ☆20Updated last year
- MLIR metal dialect☆24Updated 4 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆39Updated 2 years ago
- Verilog AST☆21Updated last year
- ☆28Updated 8 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 2 months ago