Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
☆16Apr 21, 2020Updated 6 years ago
Alternatives and similar repositories for polca
Users that are interested in polca are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW interface for memory caches☆28Apr 21, 2020Updated 6 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Dec 14, 2022Updated 3 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆48May 19, 2023Updated 3 years ago
- ☆11Nov 27, 2024Updated last year
- XML representation of the x86 instruction set☆30Feb 15, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- The EMFText Syntax Zoo contains a collection of more than 100 text syntaxes defined with EMFText's CS language.☆10Sep 16, 2013Updated 13 years ago
- Tool for testing and finding minimal eviction sets☆111May 6, 2021Updated 5 years ago
- ☆20Jan 20, 2022Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- HardsHeap: A Universal and Extensible Framework for Evaluating Secure Allocators☆37Jan 14, 2022Updated 4 years ago
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated 2 years ago
- Notes and handouts from OPLSS 2019☆35Jun 28, 2019Updated 7 years ago
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Performance Counter Measurements at the cycle granularity☆19Jul 9, 2021Updated 5 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- ☆23Jun 17, 2022Updated 4 years ago
- Automatic detection of speculative information flows☆76Jul 14, 2021Updated 5 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 6 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆32Oct 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Mar 17, 2021Updated 5 years ago
- ☆18Aug 25, 2022Updated 4 years ago
- ☆16Jul 28, 2022Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆23Nov 23, 2023Updated 2 years ago
- ☆13May 5, 2021Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- Stanford CS231n Convolutional Neural Networks for Visual Recognition Assignments☆11Aug 5, 2017Updated 9 years ago
- lock-free malloc implementation☆14Dec 13, 2010Updated 15 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool for running small microbenchmarks on recent Intel and AMD x86 CPUs.☆541Mar 29, 2026Updated 7 months ago
- Benchmark for memory store throughput☆23Jun 22, 2021Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Aug 30, 2023Updated 3 years ago
- TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments☆12Apr 4, 2024Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 5 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆64Feb 22, 2017Updated 9 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Oct 4, 2022Updated 4 years ago