NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes
☆20Oct 19, 2026Updated last week
Alternatives and similar repositories for NS-Cache
Users that are interested in NS-Cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Codebase for layer wise N:M pruning pattern assignment for LLMs☆16Aug 5, 2025Updated last year
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆149Jul 18, 2026Updated 3 months ago
- A Python implementation of the Hopfield network used to solve the traveling salesman problem☆10Apr 11, 2019Updated 7 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- This project is a software toolchain for memristor-based compute-in-memory (CIM) systems.☆13Jul 8, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The initial version of paper" OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler"☆23Jul 29, 2026Updated 3 months ago
- ☆18May 1, 2024Updated 2 years ago
- Experimental plugin to integrate Ollama in Kate for KDE☆17Apr 1, 2025Updated last year
- LLM inference in C/C++☆16Updated this week
- ☆20Oct 21, 2025Updated last year
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆15Nov 30, 2020Updated 5 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Oct 23, 2026Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆23Jun 1, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- Agent-powered iterative optimization: put an AI agent in a verified improvement loop.☆32Oct 23, 2026Updated last week
- Fast lock-free MPMC broadcast square with Dynamic Enter/Exit, Readers-are-also-Writers, Batching, In-place Message Initialization, and mo…☆12Jul 20, 2026Updated 3 months ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆123Jul 2, 2025Updated last year
- A Game Boy emulator written in Rust☆11Jul 28, 2019Updated 7 years ago
- Finite-state machine behavioural planner for autonomous vehicle.☆13Oct 13, 2020Updated 6 years ago
- Update papers about the Accelerators for Spiking Neural Networks.☆21Mar 20, 2024Updated 2 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆16May 23, 2024Updated 2 years ago
- ☆11Sep 7, 2023Updated 3 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 7 months ago
- PICO: Performance Insights for Collective Operations☆21Oct 22, 2026Updated last week
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated 2 years ago
- A user-based root solution for Android devices. (+ Any other POSIX System)☆11Updated this week
- A Python reference implementation of rigid body dynamics algorithms☆18Sep 25, 2026Updated last month
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Benchmark framework of synaptic device technologies for a simple neural network☆30May 28, 2020Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆29Sep 21, 2021Updated 5 years ago
- A simple library operating system in Rust☆10Aug 4, 2017Updated 9 years ago
- fastest and secure Hypervisor☆12Mar 16, 2026Updated 7 months ago
- ☆13Updated this week
- USACO, CCC, DMOJ, codeforces solutions☆20May 24, 2025Updated last year