Alternatives and similar repositories for tomasulo-simulator

Users that are interested in tomasulo-simulator are comparing it to the libraries listed below

• GodTamIt / tomasulo-simulation
  A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …
  ☆14Updated 8 years ago
• Milleraj66 / ECE585_TomasuloAlgorithm
  C++ Tomasulo Algorithm Simulator
  ☆12Updated 9 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 7 years ago
• uwuser / MCsim
  ☆11Updated 3 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆24Updated 7 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated 7 months ago
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆37Updated 3 years ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆137Updated 3 years ago
• freechipsproject / www.chisel-lang.org
  The home of the Chisel3 website
  ☆20Updated last year
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆119Updated 11 years ago
• rivosinc / veclibm
  Vector math library using RISC-V vector ISA via C intrinsic
  ☆18Updated 7 months ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆129Updated 6 years ago
• austinharris / gem5-riscv
  ☆12Updated 9 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 4 years ago
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆186Updated 4 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆38Updated last year
• HewlettPackard / supersim
  A flexible event-driven cycle-accurate network simulator
  ☆27Updated 5 years ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆82Updated last week
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆83Updated last year
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 4 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 5 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆41Updated 2 years ago
• andestech / riscv-llvm
  ☆14Updated 7 years ago
• hanhwi / SimPoint
  ☆14Updated 3 years ago
• darchr / microbench
  Extremely Simple Microbenchmarks
  ☆17Updated last year
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated last month
• openhwgroup / corev-llvm-project
  ☆15Updated 10 months ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆156Updated 2 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 2 years ago