alastairreid / mra_tools
Tools to process ARM's Machine Readable Architecture Specification
☆122Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for mra_tools
- Example implementation of Arm's Architecture Specification Language (ASL)☆110Updated 5 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆36Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- Semantics of x86-64 in K☆143Updated 4 years ago
- rmem public repo☆40Updated 3 months ago
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆211Updated this week
- Experimental translation of llvm to smt.☆56Updated 4 years ago
- The Captive Hypervisor☆40Updated 2 years ago
- Symbolic execution tool for Sail ISA specifications☆62Updated last month
- Extensions for Eli Bendersky's pycparser☆83Updated 3 months ago
- Automatic inference of a formal specification of the x86_64 instruction set☆68Updated 8 years ago
- Automatic detection of speculative information flows☆66Updated 3 years ago
- QEMU with support for CHERI☆54Updated 2 weeks ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆129Updated 2 years ago
- Generates CIL MLIR dialect from C/C++ source.☆31Updated 3 years ago
- CCG is a random C Code Generator☆43Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆111Updated 2 months ago
- Visualization of LLVM IR☆60Updated 10 years ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆335Updated 2 months ago
- Testing processors with Random Instruction Generation☆29Updated last month
- Basic SAT model of x86 instructions using Z3, autogenerated from Intel docs☆315Updated 2 years ago
- A library for building abstract interpretation-based analyses☆233Updated 3 weeks ago
- Alive: Automatic LLVM's Instcombine Verifier☆219Updated last year
- custom type systems for Clang☆96Updated 9 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆97Updated 2 years ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- Super-parallel Python port of the C-Reduce☆244Updated last week
- Generate project templates for executables that use LLVM and LLVM passes☆51Updated 2 years ago
- A low-overhead dynamic binary instrumentation and modification tool for ARM (both AArch32 and AArch64 support) and RISC-V (RV64GC).☆324Updated 2 months ago
- Fork of LLVM adding CHERI support☆49Updated this week