Alternatives and similar repositories for asl-interpreter:

Users that are interested in asl-interpreter are comparing it to the libraries listed below

• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated last week
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated 3 weeks ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 3 weeks ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 2 weeks ago
• compiler-tree-technologies / cil
  Generates CIL MLIR dialect from C/C++ source.
  ☆32Updated 4 years ago
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆149Updated 5 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 2 weeks ago
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆41Updated 5 years ago
• pfalcon / graph-llvm-ir
  Visualization of LLVM IR
  ☆60Updated 10 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated this week
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆40Updated last month
• mshockwave / generator-llvm
  Generate project templates for executables that use LLVM and LLVM passes
  ☆52Updated 2 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated this week
• CompArchCam / Janus
  Automatic Binary Parallelisation
  ☆42Updated last month
• avisi-group / captive
  The Captive Hypervisor
  ☆42Updated 2 years ago
• frasercrmck / llvm-leg
  ☆107Updated 3 years ago
• agra-uni-bremen / metaSMT
  ☆52Updated 9 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• SRI-CSL / llvm2smt
  Experimental translation of llvm to smt.
  ☆56Updated 5 years ago
• gergo- / ldrgen
  Liveness-driven random C code generator
  ☆41Updated 9 months ago
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆54Updated 2 years ago
• regehr / llvm-dataflow-info
  print information from LLVM dataflow analyses
  ☆13Updated 5 years ago
• regehr / opt-fuzz
  llvm opt fuzzer and bounded exhaustive test generator
  ☆39Updated 2 years ago
• uw-unsat / serval
  ☆47Updated 3 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• harvard-acc / LLVM-Tracer
  An LLVM pass to profile dynamic LLVM IR instructions and runtime values
  ☆138Updated 4 years ago
• vaivaswatha / debugir
  DebugIR: Debugging LLVM-IR Files
  ☆137Updated 4 months ago
• spectector / spectector
  Automatic detection of speculative information flows
  ☆67Updated 3 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week