Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆571Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆470Updated 5 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆328Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆261Updated 12 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆433Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆281Updated 3 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆181Updated 7 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆464Updated last week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆201Updated 8 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆224Updated 2 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆108Updated 9 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆460Updated 4 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆204Updated 5 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆155Updated 5 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆662Updated 3 weeks ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆14Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆384Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,385Updated this week
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆132Updated 4 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆38Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated 2 weeks ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆155Updated 3 years ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated 2 months ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆144Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆833Updated 7 months ago
• derek8955 / ic_contest
  IC Contest
  ☆41Updated 2 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆602Updated this week
• ld6k / ICLAB-2025-SPRING
  NYCU ICLAB 2025 spring codes & 心得
  ☆15Updated last month
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆146Updated 3 months ago