Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆264Updated 12 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆286Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆438Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆591Updated 4 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆204Updated 8 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆14Updated 4 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆190Updated 7 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆340Updated 3 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆213Updated 5 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆149Updated 4 years ago
• derek8955 / ic_contest
  IC Contest
  ☆42Updated 2 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆160Updated 5 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆491Updated 2 weeks ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆153Updated 6 months ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆116Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆495Updated 5 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆163Updated 3 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆443Updated 3 years ago
• marcoz001 / axi-uvm
  yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
  ☆135Updated 8 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆235Updated 2 years ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated 5 months ago
• ld6k / ICLAB-2025-SPRING
  NYCU ICLAB 2025 spring codes & 心得
  ☆19Updated last week
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆154Updated 7 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆134Updated 4 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• svunit / svunit
  ☆207Updated 10 months ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆114Updated 11 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆22Updated last year
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆197Updated 2 years ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆93Updated 4 years ago