Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆581Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆283Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆428Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆333Updated 3 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆438Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆202Updated 8 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆482Updated 5 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆186Updated 7 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆113Updated 11 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆210Updated 5 years ago
• ld6k / ICLAB-2025-SPRING
  NYCU ICLAB 2025 spring codes & 心得
  ☆18Updated 2 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆225Updated 2 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆144Updated 4 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆14Updated 4 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆468Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆483Updated this week
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆156Updated 5 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆39Updated last year
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆133Updated 4 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆158Updated 3 years ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆44Updated last year
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆149Updated 5 months ago
• marcoz001 / axi-uvm
  yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
  ☆131Updated 8 years ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated 3 months ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆193Updated 2 years ago
• seabeam / yuu_ahb
  UVM AHB VIP
  ☆87Updated 2 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆392Updated 2 months ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆112Updated 11 years ago
• derek8955 / ic_contest
  IC Contest
  ☆42Updated 2 years ago