Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆277Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆414Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated last week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆252Updated 12 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆561Updated 3 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆316Updated 3 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆175Updated 7 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆140Updated 4 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆448Updated last month
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆196Updated 8 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆201Updated 4 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆108Updated 11 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆106Updated 7 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆454Updated 5 years ago
• 4get / uvm_book_examples
  UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition
  ☆31Updated 11 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆143Updated 3 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆152Updated 5 years ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆142Updated last month
• ld6k / ICLAB-2025-SPRING
  NYCU ICLAB 2025 spring codes & 心得
  ☆11Updated last week
• marcoz001 / axi-uvm
  yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
  ☆122Updated 7 years ago
• VimfulDang / APB-SPI-Controller-Verification
  UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…
  ☆13Updated 7 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆447Updated 2 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆214Updated 2 years ago
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆13Updated 9 months ago
• zli87 / Wishbone-to-I2C-bus-controller-IP-Verification
  ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
  ☆18Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆129Updated 4 years ago
• seabeam / yuu_ahb
  UVM AHB VIP
  ☆86Updated 8 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago