RTL + Verfication + Synthesis + APR
☆11Jul 18, 2018Updated 7 years ago
Alternatives and similar repositories for VLSI_Lab2
Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below
Sorting:
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 6 months ago
- This is the mini-tutorial of Computer Vision course (Spring 2021)☆16Aug 3, 2025Updated 6 months ago
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 6 months ago
- Experimental pipeline for FedFace.☆10Jul 6, 2021Updated 4 years ago
- ☆29Jan 7, 2020Updated 6 years ago
- SystemVerilog、Verilog、UVM☆15Jun 23, 2020Updated 5 years ago
- In this Project I have Created a website of a bank which provide creditcard to the user.So the user can apply for the card by selecting t…☆12Apr 24, 2017Updated 8 years ago
- Learn UVM by small projects☆18Aug 31, 2021Updated 4 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- In this project, we have built a system that lets you control your presentation using hand gestures instead of buttons.☆19Nov 12, 2022Updated 3 years ago
- ☆18Dec 2, 2017Updated 8 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- An Application, Windows Service and Tooling in order to convert Ultraleap tracking data into a data structure suitable for 2D input syste…☆26Apr 21, 2023Updated 2 years ago
- Linux下的dnw工具（命令行版），包括依赖驱动的dnw和不用驱动的dnw2（使用libusb）☆19Jan 26, 2015Updated 11 years ago
- Video-based Person Re-identification without Bells and Whistles (CVPRw 2021)☆26Mar 16, 2022Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- 前端但不只是前端，分享以及被分享，学习与反哺，同时欢迎大家给我提供优质内容，小烜同学欢迎大家一起交流。☆32Jan 24, 2023Updated 3 years ago
- Semantics-guided Part Attention Network (ECCV 2020 Oral)☆26Jun 8, 2021Updated 4 years ago
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- SAF: Streaming Analytics Framework☆30Mar 6, 2019Updated 6 years ago
- A simple electronic commerce application.☆31Aug 9, 2012Updated 13 years ago
- ☆31Mar 19, 2019Updated 6 years ago
- This is a repository on top of the DodecaPen base code.☆39Oct 30, 2019Updated 6 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- ☆29May 9, 2018Updated 7 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- ROS drivers for various Phidgets devices☆50Feb 23, 2026Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆75Sep 17, 2022Updated 3 years ago
- MySQL超新手入門☆57Feb 10, 2015Updated 11 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Nov 25, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- [ICCV 2019 (Oral)] Temporal Attentive Alignment for Large-Scale Video Domain Adaptation (PyTorch)☆262Nov 22, 2024Updated last year
- A jekyll website of Song Kong.☆69Aug 12, 2020Updated 5 years ago
- Ogama allows recording and analyzing eye- and mouse-tracking data from slideshow eyetracking experiments in parallel.☆75May 28, 2022Updated 3 years ago
- A basic GPU for altera FPGAs☆90Sep 18, 2019Updated 6 years ago
- Provides a radial menu control☆93Nov 12, 2025Updated 3 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago