Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated last year
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆236Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆38Updated 9 months ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆20Updated 7 months ago
• davidepatti / noxim
  Network on Chip Simulator
  ☆271Updated last year
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆194Updated 4 years ago
• yutongshen / RISC-V_SoC
  ☆36Updated last year
• adibis / DDR2_Controller
  DDR2 memory controller written in Verilog
  ☆78Updated 13 years ago
• nelsoncsc / ISP_UVM
  A Framework for Design and Verification of Image Processing Applications using UVM
  ☆100Updated 7 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆441Updated 5 years ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 6 years ago
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆114Updated 10 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆103Updated 5 months ago
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆124Updated 10 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆402Updated 11 months ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆126Updated 4 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆271Updated 3 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆12Updated 4 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆178Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆218Updated 7 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆358Updated 2 weeks ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆231Updated 9 months ago
• ayzk / Simulator_CPU
  Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog
  ☆21Updated 4 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆205Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆248Updated 11 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆102Updated 11 years ago
• sumanth-kalluri / cnn_hardware_acclerator_for_fpga
  This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…
  ☆179Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆262Updated last year
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆198Updated last month