Alternatives and similar repositories for VLSI_Lab2

Users that are interested in VLSI_Lab2 are comparing it to the libraries listed below

• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated last year
• luerlong1 / poll3
  第五小组
  ☆8Updated 7 years ago
• Sydwell / wp_t7
  MUT370S WordPress template
  ☆24Updated 6 years ago
• ltwork / response
  测试
  ☆9Updated 6 years ago
• adityacs / go-mongoleader
  A simple leader election using MongoDB.
  ☆9Updated 6 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆236Updated last year
• zph123 / zphupload.js
  文件上传拖拽效果，以及图片，MP3，MP4格式的预览，ajax上传
  ☆13Updated 6 years ago
• BTHPOS / wallet-generator-website
  Bringing together the best of both worlds.
  ☆9Updated 6 years ago
• yathAg / openroad_vsd_7nmContest
  ☆15Updated 2 years ago
• 493441755 / dinnerPHP
  订餐系统PHP 带后台
  ☆11Updated 6 years ago
• qiuyuanjun / qiuyj-rpc
  rpc framework based on netty4.x with jdk11+
  ☆9Updated 6 years ago
• YiYeHuang / SkipList
  A Java Implementation of Skip List
  ☆9Updated 6 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• v00id852 / LittleChip
  Little RISC-V 3-stage Pipeline CPU
  ☆17Updated 4 years ago
• CREDITSCOM / Documentation
  Project documents
  ☆11Updated 6 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆20Updated 8 months ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆185Updated 2 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆38Updated 11 months ago
• glugpace / GLUG-PACE
  GLUG PACE is a group of people who works for Free Software Movement Karnataka.
  ☆13Updated 2 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆426Updated 2 years ago
• ramachav / Simple-Neural-Network-Accelerator
  Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…
  ☆11Updated 5 years ago
• davidepatti / noxim
  Network on Chip Simulator
  ☆282Updated this week
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆105Updated 11 years ago
• nxbyte / Verilog-Projects
  This repository contains source code for past labs and projects involving FPGA and Verilog based designs
  ☆112Updated 5 years ago
• manasdas17 / netlist_parser.py
  A Python based netlist parser, including Verilog and SPICE
  ☆10Updated 9 years ago
• agalimberti / NoCRouter
  RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
  ☆126Updated 7 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆13Updated 4 years ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆31Updated 9 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆361Updated last week