roboticvedant / Verilog-PID-Controller
This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear system validation and is under active development to integrate Model Predictive Control for enhanced robustness. Ideal for time-sensitive, high-precision tasks.
☆19Updated last year
Alternatives and similar repositories for Verilog-PID-Controller:
Users that are interested in Verilog-PID-Controller are comparing it to the libraries listed below
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- ☆30Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆45Updated 2 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆45Updated last week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆62Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- A collection of Opal Kelly provided design resources☆16Updated 2 weeks ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆13Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆67Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆22Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A tube guitar amplifier power supply VHDL project☆16Updated 4 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆58Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆53Updated last month
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- Extensible FPGA control platform☆59Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- ☆48Updated 3 years ago
- Drawio => VHDL and Verilog☆53Updated last year