roboticvedant / Verilog-PID-ControllerLinks
This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear system validation and is under active development to integrate Model Predictive Control for enhanced robustness. Ideal for time-sensitive, high-precision tasks.
☆24Updated 2 years ago
Alternatives and similar repositories for Verilog-PID-Controller
Users that are interested in Verilog-PID-Controller are comparing it to the libraries listed below
Sorting:
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆21Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- A Python package to use FPGA development tools programmatically.☆140Updated 7 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆152Updated this week
- Repository for FPGA projects☆57Updated last month
- Verilog implementation of a tapped delay line TDC☆44Updated 7 years ago
- A series of CORDIC related projects☆116Updated 11 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆55Updated 9 months ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆107Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- ☆30Updated 4 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆60Updated last month
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆86Updated 9 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Verilog digital signal processing components☆158Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago