roboticvedant / Verilog-PID-ControllerLinks
This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear system validation and is under active development to integrate Model Predictive Control for enhanced robustness. Ideal for time-sensitive, high-precision tasks.
☆27Updated 2 years ago
Alternatives and similar repositories for Verilog-PID-Controller
Users that are interested in Verilog-PID-Controller are comparing it to the libraries listed below
Sorting:
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆170Updated 2 weeks ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆60Updated 11 months ago
- A Python package to use FPGA development tools programmatically.☆143Updated 9 months ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- A series of CORDIC related projects☆120Updated last year
- FPGA based 30ps RMS TDCs☆90Updated 7 years ago
- Repository for FPGA projects☆57Updated 3 weeks ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆22Updated 2 years ago
- ☆114Updated 2 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆72Updated 2 years ago
- ☆83Updated 11 months ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆87Updated 11 months ago
- Verilog digital signal processing components☆162Updated 3 years ago
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- ☆153Updated last week
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆112Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year