roboticvedant / Verilog-PID-Controller
This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear system validation and is under active development to integrate Model Predictive Control for enhanced robustness. Ideal for time-sensitive, high-precision tasks.
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Verilog-PID-Controller
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆50Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆56Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆30Updated 5 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆40Updated 2 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- ☆29Updated 3 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆64Updated 4 years ago
- Extensible FPGA control platform☆54Updated last year
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago
- migen + misoc + redpitaya = digital servo☆36Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆26Updated 9 years ago
- Python script to transform a VCD file to wavedrom format☆74Updated 2 years ago
- ☆69Updated 2 months ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆56Updated last year
- Generate testbench for your verilog module.☆35Updated 6 years ago
- PID controller with FPGA hardware☆18Updated 5 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆53Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- Learning to do things with the Skywater 130nm process☆72Updated 4 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 8 years ago
- All digital PLL☆24Updated 6 years ago