roboticvedant / Verilog-PID-Controller
This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear system validation and is under active development to integrate Model Predictive Control for enhanced robustness. Ideal for time-sensitive, high-precision tasks.
☆21Updated last year
Alternatives and similar repositories for Verilog-PID-Controller
Users that are interested in Verilog-PID-Controller are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- A series of CORDIC related projects☆105Updated 6 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 3 months ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- ☆55Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆99Updated this week
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆60Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆54Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆15Updated 2 years ago
- An CAN bus Controller implemented in Verilog☆45Updated 9 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆47Updated this week
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆68Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A Python package to use FPGA development tools programmatically.☆132Updated last month
- PID controller with FPGA hardware☆18Updated 5 years ago