matrix-io / matrix-voice-fpgaLinks
HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one
☆23Updated 2 years ago
Alternatives and similar repositories for matrix-voice-fpga
Users that are interested in matrix-voice-fpga are comparing it to the libraries listed below
Sorting:
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 6 years ago
- ☆16Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Updated 9 years ago
- VHDL/FPGA/OV7670☆33Updated 9 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- FPGArduino source☆70Updated 6 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 10 years ago
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆66Updated 4 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆69Updated 3 years ago
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Updated 2 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- Open Hardware Zynq System on Module☆31Updated 10 years ago
- FPGA development platform for high-performance RF and digital design☆32Updated 10 years ago
- RFID tag and tester in Verilog☆42Updated 12 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Updated 8 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆39Updated 4 years ago
- ☆41Updated last month
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- ☆19Updated 4 months ago
- Boards schematic and layout (including extension boards: camera, etc)☆39Updated 10 years ago
- Antmicro's open hardware baseboard for the Google Coral i.MX8 + Edge TPU SoM☆80Updated 2 years ago
- FreeSRP Hardware☆22Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago