HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one
☆23Sep 12, 2023Updated 2 years ago
Alternatives and similar repositories for matrix-voice-fpga
Users that are interested in matrix-voice-fpga are comparing it to the libraries listed below
Sorting:
- ESP32 HAL for MATRIX VOICE - https://www.matrix.one/products/voice☆19Sep 13, 2021Updated 4 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- MATRIX HAL in kernel space☆22May 10, 2023Updated 2 years ago
- ☆11Jul 20, 2018Updated 7 years ago
- Go-based implementation of the LAN eXtensions for Instrumentation (LXI) standard☆15Apr 13, 2024Updated last year
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- ☆16Feb 5, 2021Updated 5 years ago
- ☆19May 1, 2018Updated 7 years ago
- RegMon is a Atheros WiFi card register monitoring tool for Linux OpenWrt.☆24Jul 9, 2021Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Icon Hash by Python☆12May 28, 2018Updated 7 years ago
- ☆11Sep 14, 2025Updated 5 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- FPGA CryptoNight V7 Minner☆31Aug 26, 2019Updated 6 years ago
- Hardware Abstraction Layer for MATRIX Creator & MATRIX Voice☆72Sep 13, 2021Updated 4 years ago
- EMVLogger is an open-source tool for testing and analyzing EMV chip cards and transaction logs using a comprehensive EMV Kernel Library. …☆13Jun 15, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆14Jan 28, 2020Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 7 years ago
- UCLA Bayesian modeling workshop - May 6, 2022 - 9am - 4pm (Pacific)☆11Sep 20, 2023Updated 2 years ago
- Homy is a Smart Home System with Android app to control some of your home components via Bluetooth connection between your Android device…☆10Dec 22, 2017Updated 8 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- Graph.dll deobfuscated☆16May 15, 2021Updated 4 years ago
- ☆10Aug 9, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆10Sep 25, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- This is a python script for getting sensor values from the TI SensorTag using a Raspberry Pi 3 Model B☆10Aug 6, 2019Updated 6 years ago
- MBD FOC control using a SMO observer based on microchip model.☆10Apr 28, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- jcjc-dev.com blog☆13Jul 29, 2024Updated last year
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆13Apr 12, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago