DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调
☆35Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for 2FSK-2PSK-2DPSK-QPSK-code-and-decode
- Verilog实现OFDM基带☆39Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆17Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- IEEE 802.11 OFDM-based transceiver system☆30Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆20Updated last month
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆53Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- MATLAB-based FIR filter design☆51Updated 2 months ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆22Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆17Updated 12 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆100Updated 11 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆43Updated 7 months ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆71Updated 7 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆25Updated 8 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆85Updated 4 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year