DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调
☆35Updated 6 years ago
Alternatives and similar repositories for 2FSK-2PSK-2DPSK-QPSK-code-and-decode:
Users that are interested in 2FSK-2PSK-2DPSK-QPSK-code-and-decode are comparing it to the libraries listed below
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- ☆15Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆62Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- MATLAB-based FIR filter design☆54Updated 6 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- ☆13Updated 7 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 基于FPGA的数字调制系统 :实现m序列作为信源,并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆17Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- ☆27Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆42Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆15Updated 8 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆26Updated 8 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago