DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调
☆39Updated 6 years ago
Alternatives and similar repositories for 2FSK-2PSK-2DPSK-QPSK-code-and-decode:
Users that are interested in 2FSK-2PSK-2DPSK-QPSK-code-and-decode are comparing it to the libraries listed below
- Verilog实现OFDM基带☆42Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- ☆15Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆77Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- ☆13Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆11Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆20Updated 6 years ago
- 基于FPGA的数字调制系统 :实现m序列作为信源,并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆17Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- My code repositry for common use.☆22Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆16Updated 8 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago