DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decodeLinks
用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调
☆43Updated 6 years ago
Alternatives and similar repositories for 2FSK-2PSK-2DPSK-QPSK-code-and-decode
Users that are interested in 2FSK-2PSK-2DPSK-QPSK-code-and-decode are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆42Updated 8 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- My code repositry for common use.☆23Updated 4 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆95Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Updated 7 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆23Updated 6 years ago
- Turbo coder and decoder☆12Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆26Updated 2 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆203Updated 2 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Updated 8 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆45Updated 6 years ago
- ☆18Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago