DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decodeLinks
用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调
☆40Updated 6 years ago
Alternatives and similar repositories for 2FSK-2PSK-2DPSK-QPSK-code-and-decode
Users that are interested in 2FSK-2PSK-2DPSK-QPSK-code-and-decode are comparing it to the libraries listed below
Sorting:
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- ☆16Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Turbo coder and decoder☆12Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- MATLAB-based FIR filter design☆57Updated 9 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆80Updated 8 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- 基于FPGA的数字调制系统 :实现m序列作为信源,并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆17Updated 4 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆44Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆47Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- My code repositry for common use.☆22Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago