Exercism exercises in Tcl.
☆11Feb 22, 2026Updated last week
Alternatives and similar repositories for tcl
Users that are interested in tcl are comparing it to the libraries listed below
Sorting:
- A dashboard for maintainers to understand the state of tracks☆11Aug 31, 2024Updated last year
- ☆16Feb 1, 2026Updated last month
- This is Exercism's automated analyzer for the Ruby track.☆14Updated this week
- Pandoc filters for Tcl, GraphViz dot syntax, LaTeX equations, PlantUML, Mermaid, PIC and Pikchr diagrams, R plots, ABC music notation, SQ…☆24Mar 11, 2023Updated 2 years ago
- An overview space for Automated Analysis on Exercism☆26Nov 25, 2020Updated 5 years ago
- Exercism exercises in Pharo.☆35Apr 24, 2025Updated 10 months ago
- Upgrade of debugger from classic TclPro to Tcl 8.5+☆38Feb 26, 2018Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆28Jul 29, 2025Updated 7 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Solutions to Programming Exercises in "Assembly Language for x86 Processors" (8th Edition) by Kip Irvine☆11Jun 9, 2024Updated last year
- Repository containing documentation about MicroBlink PhotoPay product☆10Aug 12, 2025Updated 6 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆16Nov 18, 2025Updated 3 months ago
- Depstubber generates type-correct stubs for Go dependencies, for use in testing☆17Mar 21, 2025Updated 11 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Certificate authority fixtures for Go tests☆14Oct 4, 2021Updated 4 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- The Exercism Runner: small tool to speed up repetitive mentor reviewing tasks☆10May 19, 2021Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Tcl/Tk based UI for Git☆58Feb 18, 2026Updated last week
- ☆14Jan 22, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Port of tFPDF (PHP) by by Ian Back and Tycho Veltmeijer (modified version of FPDF by Olivier Plathey) to TCL☆13Oct 16, 2025Updated 4 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- A toy programming language written in Lua☆14Dec 28, 2022Updated 3 years ago
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago