High-level digital waveform analysis in Python.
☆51Oct 15, 2026Updated 2 weeks ago
Alternatives and similar repositories for wavekit
Users that are interested in wavekit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆62Aug 30, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- The Lecture Notes for Circuit Analysis and Design (CAD) 2024 for the University of Glasgow, UESTC.☆13Jan 13, 2025Updated last year
- ☆29Jan 16, 2026Updated 9 months ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- Qlib 是一个面向人工智能的量化投资平台，旨在利用人工智能技术，从探索想法到落地生产，挖掘量化投资的潜力，赋能研究，创造价值。Qlib 支持多种机器学习建模范式，包括监督学习、市场动态建模和强化学习。☆13Jul 25, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- TMR utilities for the SpyDrNet project☆16Nov 7, 2023Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Helper package to spin-up a Qdrant instance without Docker☆13Dec 24, 2023Updated 2 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Oct 22, 2026Updated last week
- ☆14Jan 7, 2024Updated 2 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- ☆13Oct 16, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆35Sep 29, 2026Updated last month
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- ☆10May 27, 2026Updated 5 months ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- BloodCell-Detector-Yolo is a YOLOv5 implementation tailored to detect Red Blood Cells (RBC), White Blood Cells (WBC), and Platelets from …☆20Jan 23, 2025Updated last year
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated 2 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆41Updated this week
- ☆14Jul 19, 2026Updated 3 months ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- 🌐 SSH-based credential forwarding for LLM tools — your API keys never leave your local machine! 🔒☆16Jun 12, 2026Updated 4 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago