CORE-ET Silicon Platform
☆81May 7, 2026Updated 4 months ago
Alternatives and similar repositories for core-et
Users that are interested in core-et are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ET Accelerator Firmware and Runtime☆51Jul 17, 2026Updated 2 months ago
- python driver and runtime for tenstorrent blackhole cards☆19Updated this week
- ☆23Apr 24, 2026Updated 4 months ago
- ☆164Jun 8, 2026Updated 3 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Jan 13, 2026Updated 8 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆22Sep 8, 2026Updated last week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆22Sep 26, 2025Updated 11 months ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆64Updated this week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- ☆47Sep 8, 2026Updated last week
- Laboratory course on RISC-V Processor Development☆355Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated last month
- CPU microarchitecture, step by step☆197Jun 26, 2022Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Native Smithay Compositor on Windows (WGL) - Research PoC☆15Jan 5, 2026Updated 8 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Extensible implementation of the RISC-V ISA based on FreeMonads☆20Dec 3, 2025Updated 9 months ago
- A distributed execution framework built upon lunatic.☆16Jan 19, 2024Updated 2 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 2 months ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆216Updated this week
- Hardware Agent☆33Sep 10, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Specialized RoCC AI Accelerator Hardware.☆83Jul 15, 2026Updated 2 months ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- pnn is Darknet compatible neural nets inference engine implemented in Rust.☆17Jan 8, 2022Updated 4 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago