openhwfoundation/core-et external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

openhwfoundation/core-et

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/openhwfoundation/core-et)

Close

openhwfoundation / core-etView on GitHubMore

• External links
• Readme badge

CORE-ET Silicon Platform

☆82May 7, 2026Updated 5 months ago

Alternatives and similar repositories for core-et

Users that are interested in core-et are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• aifoundry-org / et-platform

  View on GitHub
  ET Accelerator Firmware and Runtime
  ☆52Jul 17, 2026Updated 2 months ago
• boopdotpng / blackhole-py

  View on GitHub
  python driver and runtime for tenstorrent blackhole cards
  ☆20Sep 16, 2026Updated 3 weeks ago
• bsc-loca / mmu

  View on GitHub
  ☆23Apr 24, 2026Updated 5 months ago
• bsc-loca / sargantana

  View on GitHub
  ☆164Jun 8, 2026Updated 4 months ago
• riscv-tests-intro / riscv-tests-intro

  View on GitHub
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆54Sep 20, 2026Updated 3 weeks ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• chenweiphd / Open3DRISCV

  View on GitHub
  ☆21Jan 13, 2026Updated 9 months ago
• vproc / vicuna2_core

  View on GitHub
  RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
  ☆21Oct 5, 2026Updated last week
• pulp-platform / redundancy_cells

  View on GitHub
  SystemVerilog IPs and Modules for architectural redundancy designs.
  ☆23Updated this week
• robgiorgi / freess

  View on GitHub
  RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
  ☆36Nov 1, 2025Updated 11 months ago
• NVlabs / FVEval

  View on GitHub
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆45Apr 3, 2025Updated last year
• taichi-ishitani / rice

  View on GitHub
  ☆22Sep 26, 2025Updated last year
• LilithSemi / river

  View on GitHub
  Modular RISC-V implementation & SoC
  ☆23Updated this week
• kleverhq / wavepeek

  View on GitHub
  🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection
  ☆69Updated this week
• MPSU / MIRISCV

  View on GitHub
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆32Dec 5, 2024Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• ArchC / riscv

  View on GitHub
  RISC-V processor model
  ☆11Nov 10, 2020Updated 5 years ago
• marsohod4you / Marsohod3GW

  View on GitHub
  Experiments with Marsohod3GW board with Gowin FPGA chip
  ☆20May 8, 2025Updated last year
• antmicro / ahb-tl-bridge

  View on GitHub
  SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge
  ☆15Sep 9, 2022Updated 4 years ago
• antmicro / sv-bugpoint

  View on GitHub
  ☆48Oct 6, 2026Updated last week
• MPSU / APS

  View on GitHub
  Laboratory course on RISC-V Processor Development
  ☆357Oct 5, 2026Updated last week
• riscv-admin / integrated-matrix-extension

  View on GitHub
  Administrative repository for the Integrated Matrix Extension Task Group
  ☆39Jul 27, 2026Updated 2 months ago
• zhelnio / schoolRISCV

  View on GitHub
  CPU microarchitecture, step by step
  ☆199Jun 26, 2022Updated 4 years ago
• riscv-non-isa / riscv-server-platform

  View on GitHub
  The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, …
  ☆37Aug 3, 2026Updated 2 months ago
• guanrenyang / Tiny-TPU

  View on GitHub
  ☆10Dec 15, 2023Updated 2 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• J-x-Z / win-way

  View on GitHub
  Native Smithay Compositor on Windows (WGL) - Research PoC
  ☆15Jan 5, 2026Updated 9 months ago
• serge0699 / verif_elective_miet

  View on GitHub
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆19Aug 24, 2024Updated 2 years ago
• serge0699 / vfa

  View on GitHub
  Репозиторий канала Verification For All
  ☆15Oct 4, 2026Updated last week
• buttercutter / noc

  View on GitHub
  A simple spidergon network-on-chip with wormhole switching feature
  ☆13Mar 22, 2021Updated 5 years ago
• agra-uni-bremen / libriscv

  View on GitHub
  Extensible implementation of the RISC-V ISA based on FreeMonads
  ☆20Dec 3, 2025Updated 10 months ago
• twitchax / lucidity

  View on GitHub
  A distributed execution framework built upon lunatic.
  ☆16Jan 19, 2024Updated 2 years ago
• ThalesGroup / cva6-softcore-contest

  View on GitHub
  CVA6 softcore contest
  ☆24Jul 8, 2026Updated 3 months ago
• riscv / riscv-unified-db

  View on GitHub
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆223Updated this week
• masc-ucsc / hagent

  View on GitHub
  Hardware Agent
  ☆36Oct 5, 2026Updated last week
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• AI-Vector-Accelerator / ava-core

  View on GitHub
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Jan 19, 2021Updated 5 years ago
• AhmedZeer / atik

  View on GitHub
  Specialized RoCC AI Accelerator Hardware.
  ☆83Jul 15, 2026Updated 2 months ago
• RISMicroDevices / RMM4NC30F2X

  View on GitHub
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Sep 21, 2022Updated 4 years ago
• shrutiprakashgupta / RISCV_Formal_Verification

  View on GitHub
  Formal Verification of RISC V IM Processor
  ☆12Mar 27, 2022Updated 4 years ago
• glguida / nux

  View on GitHub
  A portable kernel/userspace development framework
  ☆24Jun 1, 2026Updated 4 months ago
• comsec-group / mucfi

  View on GitHub
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆16Jul 2, 2026Updated 3 months ago
• NickolayTernovoy / risc-v_awesome_list

  View on GitHub
  ☆50Nov 9, 2021Updated 4 years ago