PIM-SW / PIM-SW-DocLinks
Document for PIM-SW
☆21Updated last year
Alternatives and similar repositories for PIM-SW-Doc
Users that are interested in PIM-SW-Doc are comparing it to the libraries listed below
Sorting:
- ☆26Updated last year
- ☆24Updated 4 years ago
- ☆24Updated last year
- Processing-In-Memory (PIM) Simulator☆197Updated 10 months ago
- ☆96Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- ☆153Updated 8 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆35Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆39Updated 2 months ago
- ☆20Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 4 months ago
- PIMeval simulator and PIMbench suite☆35Updated 2 months ago
- ☆18Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆94Updated 5 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- A Cycle-level simulator for M2NDP☆31Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆150Updated 8 months ago
- ☆21Updated last week
- ☆27Updated 10 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 4 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆43Updated last month
- ☆189Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆96Updated 5 months ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago