PIM-SW / PIM-SW-DocLinks
Document for PIM-SW
☆21Updated last year
Alternatives and similar repositories for PIM-SW-Doc
Users that are interested in PIM-SW-Doc are comparing it to the libraries listed below
Sorting:
- ☆26Updated last year
- ☆24Updated 3 years ago
- ☆24Updated last year
- Processing-In-Memory (PIM) Simulator☆174Updated 7 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆87Updated last year
- ☆144Updated 5 months ago
- ☆77Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆31Updated last week
- ☆16Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆28Updated 5 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆76Updated 2 months ago
- PIMeval simulator and PIMbench suite☆32Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆159Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆133Updated 5 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆17Updated last year
- ☆20Updated 6 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- ☆24Updated 7 months ago
- Repository to host and maintain scale-sim-v2 code☆315Updated 2 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆34Updated 7 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- A Cycle-level simulator for M2NDP☆28Updated 2 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆41Updated last year
- ☆168Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆17Updated 2 years ago