KAIST-NCL / Accelerator-DockerLinks
Accelerator-Docker : provides common interface for automatic passthrough of heterogeneous hardware accelerators in docker
☆37Updated 6 years ago
Alternatives and similar repositories for Accelerator-Docker
Users that are interested in Accelerator-Docker are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- Study Group of Deep Learning Compiler☆167Updated 3 years ago
- A version of XRBench-MAESTRO used for MLSys 2023 publication☆27Updated 2 years ago
- Official PyTorch Implementation of HELP: Hardware-adaptive Efficient Latency Prediction for NAS via Meta-Learning (NeurIPS 2021 Spotlight…☆64Updated last year
- Experimental deep learning framework written in Rust☆15Updated 3 years ago
- ☆81Updated 8 months ago
- ☆19Updated 4 years ago
- Training with Block Minifloat number representation☆18Updated 4 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆23Updated 6 years ago
- labs and exercises for EECE.6540 Heterogeneous Computing at UMass Lowell☆13Updated 2 years ago
- ☆15Updated 5 years ago
- TVM stack: exploring the incredible explosion of deep-learning frameworks and how to bring them together☆64Updated 7 years ago
- ☆36Updated 6 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19Updated 4 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆189Updated 2 months ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 6 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆25Updated 3 years ago
- SOTA Learning-augmented Systems☆37Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆20Updated 3 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated 2 years ago
- TQT's pytorch implementation.☆21Updated 4 years ago
- ☆14Updated 4 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Updated 2 years ago
- ☆71Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 5 years ago
- ☆23Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago