jpwright / fpganesLinks
FPGA-based AI for Super Mario Bros. Designed for an Altera DE2
☆35Updated 12 years ago
Alternatives and similar repositories for fpganes
Users that are interested in fpganes are comparing it to the libraries listed below
Sorting:
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- OpenFPGA☆34Updated 7 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆17Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 5 years ago
- Apio examples☆37Updated last week
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- ☆25Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- SPI core☆14Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- A reimplementation of a tiny stack CPU☆83Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- ☆17Updated 9 years ago
- I2C controller core☆16Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 3 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago