jpwright / fpganes
FPGA-based AI for Super Mario Bros. Designed for an Altera DE2
☆35Updated 11 years ago
Alternatives and similar repositories for fpganes:
Users that are interested in fpganes are comparing it to the libraries listed below
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- SPI core☆15Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A wishbone controlled scope for FPGA's☆75Updated last year
- OpenFPGA☆33Updated 6 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆16Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Enigma in FPGA☆28Updated 5 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 6 months ago
- A wishbone controlled PWM (audio) controller☆16Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- Verilog VGA font generator 8 by 16 pixels☆14Updated 2 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago