johnwickerson / mastering_digital_design
Course webpage for the MSc ADIC lab on "Mastering Digital Design"
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for mastering_digital_design
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- ☆14Updated last year
- Static Timing Analysis Full Course☆43Updated last year
- 64-bit RISC-V processor☆12Updated last year
- ☆50Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- ☆120Updated 2 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆11Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆49Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆130Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆11Updated 2 years ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- Fixed Point Math Library for Verilog☆121Updated 10 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- Slides and lab instructions for the mastering MicroBlaze session☆33Updated 2 years ago
- A collection of commonly asked RTL design interview questions☆21Updated 7 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated 8 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Pipeline FFT Implementation in Verilog HDL☆83Updated 5 years ago