Canhui / AES-ON-GPU
☆34Updated last year
Alternatives and similar repositories for AES-ON-GPU:
Users that are interested in AES-ON-GPU are comparing it to the libraries listed below
- ☆27Updated last year
- ☆23Updated 3 weeks ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆12Updated last year
- ☆18Updated 6 years ago
- ☆59Updated last year
- ☆43Updated 6 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- CPA (Correlation Power Analysis) attacks against the AES (Advanced Encryption Standard)☆23Updated 7 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- A High-Performance Side-Channel-Resistant AES on GPUs☆12Updated 5 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆39Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆38Updated 3 years ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- The MIT Sanctum processor top-level project☆28Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 2 weeks ago
- Student Starter Code for Secure Hardware Design at MIT☆43Updated 9 months ago
- Reload+Refresh PoC☆14Updated 5 years ago
- ☆21Updated 5 years ago
- Tests for verifying compliance of RMM implementations☆18Updated last month
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- Trustzone vexpress helloworld example☆18Updated 8 years ago
- This is the main repo for Penglai.☆68Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated this week
- ☆47Updated 10 months ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆52Updated 2 weeks ago
- ☆73Updated 6 years ago