Canhui / AES-ON-GPU

Related projects ⓘ

Alternatives and complementary repositories for AES-ON-GPU

• flowyroll / uarchsec
  ☆44Updated 5 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 2 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆32Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 4 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆47Updated 5 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆27Updated 4 years ago
• conorpp / bitsliced-aes
  A bitsliced implementation of ECB and CTR AES
  ☆46Updated 3 months ago
• IAIK / msrevelio
  ☆34Updated last year
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆18Updated 11 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• 0xADE1A1DE / CacheFX
  ☆9Updated last year
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆54Updated 3 months ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆11Updated last year
• miaochenlu / arch_sec_papers
  ☆14Updated last year
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆22Updated 6 months ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• CSAIL-Arch-Sec / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆33Updated 5 months ago
• spcl / sage
  ☆26Updated last year
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 10 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• vusec / tlbdr
  ☆17Updated 2 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆26Updated last year
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆42Updated 5 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆57Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆54Updated 2 years ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆30Updated 6 years ago