Canhui / AES-ON-GPULinks
☆34Updated last year
Alternatives and similar repositories for AES-ON-GPU
Users that are interested in AES-ON-GPU are comparing it to the libraries listed below
Sorting:
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Updated 2 years ago
- ☆20Updated 7 years ago
- ☆28Updated 11 months ago
- ☆48Updated 7 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Updated 8 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 7 months ago
- Microarchitectural exploitation and other hardware attacks.☆96Updated last year
- ☆71Updated 3 years ago
- ☆54Updated last year
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- The Intel® Software Guard Extensions Enclave Memory Manager is a module designed to manage dynamic memory within an SGX runtime.☆29Updated 3 weeks ago
- ☆119Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- A flush-reload side channel attack implementation☆56Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Updated 6 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 10 months ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆35Updated 7 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Updated 3 years ago
- Breakthrough AES Performance on CUDA Devices☆51Updated 11 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆78Updated 2 months ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Updated 5 years ago