Canhui / AES-ON-GPULinks
☆35Updated last year
Alternatives and similar repositories for AES-ON-GPU
Users that are interested in AES-ON-GPU are comparing it to the libraries listed below
Sorting:
- ☆20Updated 7 years ago
- ☆70Updated 2 years ago
- ARMv8 performance monitor from userspace☆78Updated 2 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆40Updated 2 years ago
- ☆45Updated 6 years ago
- ☆25Updated 6 months ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- ☆115Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- Microarchitectural exploitation and other hardware attacks.☆96Updated last year
- This is the main repo for Penglai.☆72Updated last year
- Trusted I/O Paths for SGX Enclaves☆18Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆33Updated 7 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Forked from tf-rmm@trustedfirmware, support QEMU platform. Check wiki for instruction. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆21Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆68Updated 5 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆36Updated 5 years ago
- ☆28Updated 2 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- A flush-reload side channel attack implementation☆53Updated 3 years ago
- ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆26Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 3 months ago
- ☆17Updated 3 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆70Updated 6 months ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Updated 2 years ago
- The Intel® Software Guard Extensions Enclave Memory Manager is a module designed to manage dynamic memory within an SGX runtime.☆27Updated 6 months ago