a MIPS-based embedded system on FPGA
☆10Mar 10, 2017Updated 9 years ago
Alternatives and similar repositories for SimMIPS
Users that are interested in SimMIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated last month
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Flappy Bird on Verilog☆15Jun 6, 2023Updated 3 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 11 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 7 years ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆21Feb 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 5 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆26Mar 21, 2018Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- DPI module for UART-based console interaction with Verilator simulations☆28Oct 27, 2012Updated 13 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Memory Controller IP Core☆10Jul 17, 2014Updated 12 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago