Alternatives and similar repositories for wavelet-image-compression

Users that are interested in wavelet-image-compression are comparing it to the libraries listed below

• zhangmozhe / microshift_compression
  Microshift Compression: An Efficient Image Compression Algorithm for Hardware
  ☆32Updated 4 years ago
• Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IP
  APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
  ☆22Updated 2 years ago
• sarlinpe / Hardware-Neural-Network
  Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
  ☆17Updated 8 years ago
• MicrochipTech / fpga-hls-examples
  Open-Source HLS Examples for Microchip FPGAs
  ☆44Updated this week
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆51Updated 5 years ago
• jhrabovsky / cnn-fpga-rtl
  The CNN architecture elements implemented with RTL approach in VHDL.
  ☆15Updated 6 years ago
• deepaktabraham / FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm
  HW and SW based implementation of Canny Edge Detection Algorithm.
  ☆11Updated 7 years ago
• wmy367 / Radix-2-division
  unsigned Radix-2 SRT division,基2除法
  ☆13Updated 10 years ago
• romulus0914 / CNN_VGG19_verilog
  Convolution Neural Network of vgg19 model in verilog
  ☆46Updated 7 years ago
• freecores / bilinear_demosaic
  Demosaic (Bilinear)
  ☆9Updated 10 years ago
• ykqiu / image-processing
  Real-Time Image Processing for ASIC/FGPA
  ☆16Updated 3 years ago
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆24Updated 3 years ago
• markcxli / FPGA_DPU
  This project is to implement YOLO v3 on Xilinx FPGA with DPU
  ☆55Updated 5 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆26Updated 10 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 9 years ago
• t-kuha / sdsoc
  SDSoC example projects
  ☆13Updated 4 years ago
• ash-aldujaili / spatial-filter-hdl
  High Throughput Image Filters on FPGAs
  ☆13Updated 7 years ago
• damdoy / fpga_image_processing
  IP operations in verilog (simulation and implementation on ice40)
  ☆55Updated 5 years ago
• abhishekgb / Kalman-Filter-verilog
  Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module
  ☆19Updated 7 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆59Updated 2 years ago
• Springbone / CC-Cam
  CC-Cam: A diffuser camera based on Pynq-Z2
  ☆19Updated 4 years ago
• vrishbhan / Matrix-Multiplication
  Design for 4 x 4 Matrix Multiplication using Verilog
  ☆33Updated 9 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆32Updated 3 years ago
• ultraembedded / core_jpeg_decoder
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆34Updated 4 years ago
• openasic-org / xkDLA
  xkDLA：XinKai Deep Learning Accelerator (RTL)
  ☆32Updated last year
• hibagus / 64pointFFTProcessor
  Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
  ☆30Updated 5 years ago
• lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS
  This project implements a convolution kernel based on vivado HLS on zcu104
  ☆37Updated 5 years ago
• Xilinx / LSTM-PYNQ
  ☆88Updated 5 years ago
• arpanvyas / SVM-Gaussian-Classification-FPGA
  SVM Gaussian Classifier of 30x30 greyscale image on Verilog
  ☆2Updated 10 months ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆26Updated 4 years ago