Alternatives and similar repositories for device-modeling-language

Users that are interested in device-modeling-language are comparing it to the libraries listed below

• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated 3 weeks ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated last week
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆24Updated last year
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆51Updated 5 months ago
• antmicro / rowhammer-tester
  ☆63Updated last month
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• quic / qbox
  Qbox
  ☆56Updated 2 weeks ago
• toolsForUarch / GeST
  GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…
  ☆14Updated 6 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆62Updated 3 weeks ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• ARM-software / CSAL
  Coresight Access Library
  ☆123Updated last month
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated last week
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆43Updated 3 years ago
• hex-five / multizone-fpga
  This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…
  ☆30Updated last year
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆68Updated 2 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆99Updated 3 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆50Updated 3 weeks ago
• riscv / riscv-CMOs
  ☆86Updated 3 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆58Updated 7 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last week
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆179Updated 2 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆142Updated last month
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆153Updated 4 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆38Updated 2 weeks ago