Alternatives and similar repositories for device-modeling-language

Users that are interested in device-modeling-language are comparing it to the libraries listed below

• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆25Updated last year
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated this week
• antmicro / rowhammer-tester
  ☆70Updated 4 months ago
• riscvarchive / riscv-CMOs
  ☆90Updated last month
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last month
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆106Updated 7 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated 2 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆77Updated 2 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆130Updated last week
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• riscv / riscv-aia
  ☆96Updated 3 weeks ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated last week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated 3 weeks ago
• quic / qbox
  Qbox
  ☆59Updated this week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 3 years ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆21Updated 6 months ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated last week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆158Updated 3 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆208Updated last week
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆170Updated 2 months ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆52Updated 8 months ago
• embench / embench-iot
  The main Embench repository
  ☆290Updated last year
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 4 years ago
• tacle / tacle-bench
  TACLe Benchmarks
  ☆50Updated 10 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆146Updated last month