Alternatives and similar repositories for device-modeling-language

Users that are interested in device-modeling-language are comparing it to the libraries listed below

• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆27Updated 2 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆85Updated 2 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated 2 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 4 months ago
• antmicro / rowhammer-tester
  ☆71Updated last month
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated 2 weeks ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆34Updated last week
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆55Updated 11 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• embench / embench-iot
  The main Embench repository
  ☆298Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆177Updated 2 months ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated last week
• riscvarchive / riscv-CMOs
  ☆89Updated 4 months ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆48Updated 3 months ago
• intel / pfr-wilson-city
  ☆24Updated 2 months ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆218Updated last month
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated last year
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆213Updated last year
• tacle / tacle-bench
  TACLe Benchmarks
  ☆54Updated 2 months ago
• quic / qbox
  Qbox
  ☆76Updated this week
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆106Updated 4 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆93Updated 2 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆56Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆144Updated 2 weeks ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago