Alternatives and similar repositories for device-modeling-language

Users that are interested in device-modeling-language are comparing it to the libraries listed below

• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated 2 weeks ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆41Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆106Updated this week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• riscv / riscv-CMOs
  ☆86Updated 3 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆117Updated 3 weeks ago
• antmicro / rowhammer-tester
  ☆62Updated 3 weeks ago
• quic / qbox
  Qbox
  ☆53Updated last week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆120Updated 2 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated this week
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆103Updated 6 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆51Updated 5 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• ARM-software / CSAL
  Coresight Access Library
  ☆122Updated 3 weeks ago
• riscv / riscv-aia
  ☆89Updated 2 months ago
• toolsForUarch / GeST
  GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…
  ☆14Updated 6 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆42Updated 3 years ago
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆33Updated 10 years ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated 3 weeks ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆98Updated 3 months ago
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆51Updated 4 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆179Updated last month
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated last year
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆23Updated last year
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆23Updated 6 years ago