Alternatives and similar repositories for c3-simulator

Users that are interested in c3-simulator are comparing it to the libraries listed below

• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• intel / pfr-wilson-city
  ☆24Updated 9 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆35Updated last month
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆25Updated last year
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Updated 2 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• riscv-admin / uarch-side-channels
  ☆16Updated 7 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated last year
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆58Updated 3 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• vusec / tlbdr
  ☆18Updated 2 years ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 9 months ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆16Updated 8 years ago
• riscveval / Rocket-Chip
  ☆23Updated 7 years ago
• antmicro / rowhammer-tester
  ☆63Updated 2 months ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Updated 5 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆12Updated 3 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated 2 months ago
• HWSec-UNC / Sylvia
  ☆16Updated last month
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆15Updated 4 years ago
• zenglg / unvme
  User Space NVMe Driver
  ☆25Updated 9 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated last week
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 2 weeks ago
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆15Updated last week
• intel / device-modeling-language
  ☆101Updated last week
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆21Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week