IntelLabs / c3-simulator

Related projects: ⓘ

• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 5 years ago
• intel / pfr-wilson-city
  ☆21Updated 4 months ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆39Updated 3 months ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆27Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated this week
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 weeks ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆11Updated 10 months ago
• vusec / tlbdr
  ☆16Updated 2 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆65Updated this week
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated 3 months ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆14Updated 7 years ago
• antmicro / rowhammer-tester
  ☆51Updated 5 months ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 2 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆28Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• riscv-admin / uarch-side-channels
  ☆13Updated 4 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆49Updated 3 weeks ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆51Updated 2 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆79Updated 7 months ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 4 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆51Updated last month
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆18Updated last month
• rivosinc / JumpStart
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Updated last month
• cwfletcher / stt
  ☆34Updated 3 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 3 years ago