IntelLabs / c3-simulatorLinks
C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data encryption, stack unwinding support for C++ exception handling, debugger enabling, and scripting for running tests.
☆21Updated 7 months ago
Alternatives and similar repositories for c3-simulator
Users that are interested in c3-simulator are comparing it to the libraries listed below
Sorting:
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- Testing processors with Random Instruction Generation☆47Updated 2 weeks ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- ☆24Updated 3 weeks ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 6 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- ☆70Updated 5 months ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆16Updated 10 months ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- ☆103Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- ☆24Updated 6 months ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆63Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- Security Test Benchmark for Computer Architectures☆21Updated last month
- Qbox☆61Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- ☆89Updated 2 months ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- ☆35Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆136Updated last year
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆19Updated 2 months ago