Alternatives and similar repositories for xgboost

Users that are interested in xgboost are comparing it to the libraries listed below

• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆100Updated 6 months ago
• fpgasystems / DecisionTrees
  Decision Trees Inference
  ☆14Updated 7 years ago
• falconcomputing / merlin-compiler
  Falcon Merlin Compiler
  ☆41Updated 5 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆78Updated 5 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆50Updated 8 years ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆57Updated this week
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 6 years ago
• google / mlir-npcomp
  npcomp - An aspirational MLIR based numpy compiler
  ☆51Updated 5 years ago
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆124Updated last year
• Xilinx / Xilinx_Base_Runtime
  ☆36Updated 2 years ago
• UCLA-VAST / blaze
  Blaze runtime system that support efficient accelerator integration for big data.
  ☆24Updated 8 years ago
• dmlc / tl2cgen
  TL2cgen (TreeLite 2 C GENerator) is a model compiler for decision tree models
  ☆43Updated 3 weeks ago
• Xilinx / inference-server
  ☆47Updated last year
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• abs-tudelft / fletcher
  Fletcher: A framework to integrate FPGA accelerators with Apache Arrow
  ☆229Updated 5 months ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆67Updated this week
• amd / UIF
  ☆60Updated 2 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40Updated 3 years ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Updated last year
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆20Updated 9 years ago
• fpgasystems / ZipML-PYNQ
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆55Updated 8 years ago
• KastnerRG / spector
  Spector: An OpenCL FPGA Benchmark Suite
  ☆49Updated 6 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated 11 months ago
• open-power / snap
  CAPI SNAP Framework Hardware and Software
  ☆110Updated 4 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆19Updated 6 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆77Updated 4 years ago
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆139Updated last year
• CMU-SAFARI / SparseP
  SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…
  ☆77Updated 3 years ago