inaccel / xgboostLinks
Scalable, Portable and Distributed Gradient Boosting
☆28Updated 2 years ago
Alternatives and similar repositories for xgboost
Users that are interested in xgboost are comparing it to the libraries listed below
Sorting:
- Decision Trees Inference☆14Updated 7 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 5 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated last month
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- BLAS implementation for Intel FPGA☆77Updated 5 years ago
- Fletcher: A framework to integrate FPGA accelerators with Apache Arrow☆229Updated 4 months ago
- The FCUDA CUDA-to-RTL compiler☆20Updated 9 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- ☆37Updated 3 years ago
- npcomp - An aspirational MLIR based numpy compiler☆51Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ☆35Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- Algorithmic C Math Library☆66Updated last month
- Xilinx Modifications to Halide☆14Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- Open Programmable Acceleration Engine☆266Updated 4 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Logistic regression FPGA core☆19Updated 4 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- TL2cgen (TreeLite 2 C GENerator) is a model compiler for decision tree models☆42Updated last week
- Example for running IREE in a bare-metal Arm environment.☆40Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆47Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Minimal HW-based demo of GPUDirect RDMA on NVIDIA Jetson AGX Xavier running L4T☆201Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year