hardenedlinux / coreboot4HiFive1
coreboot for HiFive1
☆12Updated 7 years ago
Alternatives and similar repositories for coreboot4HiFive1
Users that are interested in coreboot4HiFive1 are comparing it to the libraries listed below
Sorting:
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- ☆10Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Project Trellis database☆13Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 5 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- chipy hdl☆17Updated 7 years ago
- ☆14Updated 4 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- OpenFPGA☆33Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- FPGA config visualized. demo:☆19Updated 5 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆12Updated 6 years ago
- 妖刀夢渡☆59Updated 6 years ago