☆29May 6, 2024Updated last year
Alternatives and similar repositories for electronics-notes
Users that are interested in electronics-notes are comparing it to the libraries listed below
Sorting:
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- Development Kit☆33Apr 23, 2019Updated 6 years ago
- Modular 8-bit computer designed around the 65C02 CPU and supporting I/O chips☆18Oct 26, 2024Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 6 years ago
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 4 years ago
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 7 years ago
- FPGA dev board based on Lattice iCE40 8k☆78Aug 3, 2020Updated 5 years ago
- An advanced FPGA-based ram expansion module for C64/C128☆34Oct 1, 2022Updated 3 years ago
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆50Oct 2, 2015Updated 10 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- core files for the MiST fpga☆33Nov 22, 2024Updated last year
- How to generate NTSC compliant(?) composite color video with an FPGA☆44Apr 26, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆10Jun 26, 2025Updated 8 months ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- ☆32Jan 11, 2026Updated last month
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆93Feb 16, 2026Updated last week
- Control your miLights iBox2 V6 with Domoticz☆11Jan 8, 2017Updated 9 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- PAP/API Lite eller PAPILITE som det förkortas till, är ett oberoende och öppet REST API med alla postnummer och postorter för Sverige, Da…☆10Jul 10, 2022Updated 3 years ago
- OpenPGP in Python using Sequoia PGP☆18Updated this week