sslab-gatech / SNAPLinks
☆14Updated 3 years ago
Alternatives and similar repositories for SNAP
Users that are interested in SNAP are comparing it to the libraries listed below
Sorting:
- ☆22Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 5 years ago
- ☆88Updated last year
- ☆24Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 5 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- ☆85Updated 2 years ago
- ☆32Updated 2 years ago
- COIN Attacks: on Insecurity of Enclave Untrusted Interfaces in SGX - ASPLOS 2020☆25Updated 2 years ago
- A flush-reload side channel attack implementation☆52Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 3 weeks ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆33Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated last month
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- SyzTrust's main repository. Start here to install.☆17Updated last year
- ☆17Updated 6 years ago
- ☆22Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆52Updated 5 years ago
- ☆17Updated 5 years ago
- ☆34Updated last year
- Code repository for the research paper "A Systematic Look at Ciphertext Side Channels on AMD SEV-SNP"☆13Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 3 months ago