google / yaricv32
☆11Updated 7 years ago
Alternatives and similar repositories for yaricv32:
Users that are interested in yaricv32 are comparing it to the libraries listed below
- ☆16Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- ☆17Updated 7 months ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆12Updated 3 years ago
- Hardware Description Language Translator☆16Updated 3 weeks ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆15Updated last year
- AXI X-Bar☆19Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- Universal Advanced JTAG Debug Interface☆17Updated 8 months ago
- ☆14Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆13Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 6 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- Medium Access Control layer of 802.15.4☆10Updated 10 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- ☆16Updated 4 years ago
- ☆17Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- An Open Source Link Protocol and Controller☆24Updated 3 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- APB Timer Unit☆11Updated last year
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Updated 13 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆27Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago