Alternatives and similar repositories for espresso-iisojs

Users that are interested in espresso-iisojs are comparing it to the libraries listed below

• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆57Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆90Updated last week
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆24Updated 3 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆163Updated 5 years ago
• utwente-fmt / sylvan
  Multi-core Decision Diagram (BDD/LDD) implementation
  ☆43Updated last year
• mgudemann / iimc
  ☆14Updated 7 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆81Updated last week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆89Updated 3 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• meelgroup / arjun
  CNF minimizer and minimal independent set minimizer
  ☆22Updated last week
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆14Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• fslivovsky / qute
  Qute: a dependency learning QBF solver.
  ☆14Updated 10 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆48Updated 3 weeks ago
• audemard / glucose
  The glucose SAT solver
  ☆126Updated 4 months ago
• dreylago / logicmin
  Logic Minimization in Python
  ☆23Updated last year
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆39Updated 2 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated last month
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆113Updated last week
• conp-solutions / mergesat
  configurable, high-performance SAT solver, implementing incremental solving interface of MiniSat and IPASIR. Based on MiniSat (minisat.se…
  ☆41Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆48Updated 10 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month