genieacs / espresso-iisojs
Implementation of Espresso-II method for heuristic minimization of single output boolean functions
☆29Updated last year
Alternatives and similar repositories for espresso-iisojs:
Users that are interested in espresso-iisojs are comparing it to the libraries listed below
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆49Updated last year
- AIGER And-Inverter-Graph Library☆69Updated last month
- The glucose SAT solver☆96Updated 5 months ago
- SAT Solver SATCH☆114Updated 2 years ago
- C++ truth table library☆52Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated last month
- CNF minimizer and minimal independent set calculator☆18Updated last week
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆143Updated 5 years ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆42Updated last year
- CoreIR Symbolic Analyzer☆70Updated 4 years ago
- ☆12Updated 7 years ago
- ☆28Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Hardware Formal Verification Tool☆42Updated this week
- BTOR2 MLIR project☆25Updated last year
- An awesome list of e-graph resources☆147Updated last week
- configurable, high-performance SAT solver, implementing incremental solving interface of MiniSat and IPASIR. Based on MiniSat (minisat.se…☆41Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆79Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆42Updated 3 months ago
- Reads a state transition system and performs property checking☆78Updated last month
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆58Updated 3 weeks ago
- Implementation of multi-core (binary) decision diagrams☆72Updated 10 months ago
- Equivalence checking with Yosys☆40Updated last month
- Benchmarking Suite for BDD packages☆16Updated 4 months ago
- A framework to ease parallelization of sequential SAT solvers☆16Updated 3 weeks ago
- Niklas Een's ABC/ZZ framework☆21Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- ☆34Updated 8 months ago