Alternatives and similar repositories for espresso-iisojs

Users that are interested in espresso-iisojs are comparing it to the libraries listed below

• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆53Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆80Updated this week
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 2 weeks ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆39Updated 2 weeks ago
• lsils / kitty
  C++ truth table library
  ☆59Updated 2 months ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆23Updated 3 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆37Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / churchroad
  FPGA synthesis tool powered by equality saturation and program synthesis.
  ☆12Updated last week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 2 weeks ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆84Updated last month
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• mgudemann / iimc
  ☆13Updated 7 years ago
• utwente-fmt / sylvan
  Multi-core Decision Diagram (BDD/LDD) implementation
  ☆44Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• audemard / glucose
  The glucose SAT solver
  ☆116Updated last month
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated 2 weeks ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆41Updated 2 weeks ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 3 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated last week
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 3 months ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year