Alternatives and similar repositories for espresso-iisojs

Users that are interested in espresso-iisojs are comparing it to the libraries listed below

• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆59Updated last year
• audemard / glucose
  The glucose SAT solver
  ☆132Updated 2 weeks ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated this week
• utwente-fmt / sylvan
  Multi-core Decision Diagram (BDD/LDD) implementation
  ☆44Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆24Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆166Updated 5 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated this week
• mgudemann / iimc
  ☆14Updated 8 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆83Updated 3 weeks ago
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆139Updated last month
• cucapra / filament
  Fearless hardware design
  ☆185Updated 4 months ago
• scottinet / espresso-logic-minimizer
  A Node.js bridge to the Espresso heuristic logic minimizer original C code
  ☆41Updated 3 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 5 months ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆40Updated 3 weeks ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆75Updated 7 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last week
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆15Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 2 weeks ago
• arminbiere / satch
  SAT Solver SATCH
  ☆120Updated 3 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆89Updated 4 months ago
• arminbiere / lingeling
  Lingeling SAT Solver
  ☆106Updated last year
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆63Updated 10 years ago