Alternatives and similar repositories for logic-games

Users that are interested in logic-games are comparing it to the libraries listed below

• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆98Updated last year
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆184Updated 3 years ago
• FPGAwars / apio-atom
  Experimental open FPGA IDE using Atom and Apio
  ☆90Updated 3 weeks ago
• cyrozap / osdvu
  ☆38Updated 10 years ago
• icebreaker-fpga / icebreaker-workshop
  iCEBreaker Workshop
  ☆143Updated 2 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆161Updated 10 months ago
• FPGAwars / Collection-Jedi
  Icestudio collection with the blocks of the FPGA Jedi hardware Academy
  ☆40Updated last year
• Obijuan / Cuadernos-tecnicos-FPGAs-libres
  Notas técnicas sobre FPGAs libres
  ☆50Updated 2 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 2 weeks ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• FPGAwars / iceRok
  Block probes for Icestudio => Sigrok integration (with Pulseview GUI)
  ☆32Updated last year
• im-tomu / fomu-workshop
  Support files for participating in a Fomu workshop
  ☆168Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• Obijuan / digital-electronics-with-open-FPGAs-tutorial
  Tutorial de Electrónica Digital con FPGAs libres
  ☆175Updated 5 years ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆119Updated 4 years ago
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆155Updated 4 years ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆147Updated 2 years ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆161Updated last year
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆228Updated 11 months ago
• nesl / ice40_examples
  Public examples of ICE40 HX8K examples using Icestorm
  ☆110Updated 2 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆185Updated this week
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆137Updated 3 years ago
• olofk / corescore
  CoreScore
  ☆172Updated 2 months ago
• fusesoc / fusesoc.github.io
  ☆20Updated 2 years ago
• tinyfpga / TinyFPGA-BX
  ☆289Updated 2 years ago
• Spritetm / hadbadge2019_fpgasoc
  FPGA SoC code and application example for Hackaday Supercon 2019 badge
  ☆165Updated 2 years ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆301Updated this week
• timvideos / litex-buildenv
  An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
  ☆219Updated 3 years ago
• im-tomu / fomu-hardware
  Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!
  ☆227Updated 3 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆106Updated 4 years ago