Jesus89 / logic-gamesLinks
¿How to solve logic games using an FPGA? Let's do some experiments!
☆11Updated 8 years ago
Alternatives and similar repositories for logic-games
Users that are interested in logic-games are comparing it to the libraries listed below
Sorting:
- Notas técnicas sobre FPGAs libres☆49Updated 4 months ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆38Updated 11 months ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆92Updated last year
- Experimental open FPGA IDE using Atom and Apio☆91Updated last year
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 10 months ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Tutorial de Electrónica Digital con FPGAs libres☆170Updated 4 years ago
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Verilog implementation of the educational "Simplez" processor☆41Updated 10 months ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- ☆36Updated 10 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- iCEBreaker Workshop☆134Updated last year
- Submission template for Tiny Tapeout 04☆16Updated 11 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Updated 9 years ago
- CoreScore☆155Updated 4 months ago
- ☆13Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆23Updated 3 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆33Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- Laboratorio de Arquitectura de Ordenadores.Procesador RISC-V de 32 bits☆66Updated 2 weeks ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- FPGA SoC code and application example for Hackaday Supercon 2019 badge☆164Updated last year