Alternatives and similar repositories for dewey

Users that are interested in dewey are comparing it to the libraries listed below

• qmn / pershing
  An automatic place-and-route tool for Minecraft redstone circuits
  ☆25Updated 9 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆66Updated 6 years ago
• seunghyukcho / pipelined-cpu-verilog
  Verilog implementation of pipelined cpu
  ☆12Updated 4 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆149Updated this week
• frwang96 / verik
  Verik toolchain
  ☆45Updated 2 years ago
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆14Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆61Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆100Updated 5 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 6 months ago
• mjtb49 / LattiCG
  Reverses the internal seed(s) of JavaRandom given information on its output in the form of a system of inequalities on various Random cal…
  ☆74Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆218Updated 8 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆328Updated 3 years ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆32Updated last week
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆163Updated 5 years ago
• mjtb49 / DropperCracker
  A small program to crack the internal RNG of Droppers in minecraft based on their output. To use this program one needs a specific redsto…
  ☆27Updated 4 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• CTSRD-CHERI / BlueStuff
  A Bluespec SystemVerilog library of miscellaneous components
  ☆18Updated 7 months ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆106Updated 2 months ago
• riscv-newop / riscv-newop
  A RISC-V new instruction discovery tool [Work in Progress]
  ☆15Updated 2 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated this week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆229Updated this week
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆302Updated last month
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆164Updated 5 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆43Updated 2 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 5 years ago