Alternatives and similar repositories for dewey

Users that are interested in dewey are comparing it to the libraries listed below

• qmn / pershing
  An automatic place-and-route tool for Minecraft redstone circuits
  ☆25Updated 9 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆174Updated last week
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆79Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆10Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆92Updated 2 weeks ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last week
• ucb-bar / testchipip
  ☆84Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated 2 weeks ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆156Updated 4 years ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• bluespec / AWSteria_Infra
  "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
  ☆18Updated 7 months ago
• frwang96 / verik
  Verik toolchain
  ☆43Updated 2 years ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆32Updated this week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆42Updated last week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 8 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆62Updated last week
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆62Updated 6 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆91Updated 2 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆149Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 6 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆93Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆81Updated 5 months ago
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆27Updated last year
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆152Updated 3 years ago