Alternatives and similar repositories for dewey

Users that are interested in dewey are comparing it to the libraries listed below

• qmn / pershing
  An automatic place-and-route tool for Minecraft redstone circuits
  ☆25Updated 9 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• seunghyukcho / pipelined-cpu-verilog
  Verilog implementation of pipelined cpu
  ☆12Updated 4 years ago
• KaptainWutax / Kaktoos
  CUDA program to find the tallest possible cacti in Minecraft.
  ☆26Updated 5 years ago
• NarcolepticFrog / RedstoneMultimeter
  ☆26Updated 2 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆159Updated 5 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆148Updated 2 years ago
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆11Updated 3 years ago
• mjtb49 / DropperCracker
  A small program to crack the internal RNG of Droppers in minecraft based on their output. To use this program one needs a specific redsto…
  ☆27Updated 4 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆99Updated 5 months ago
• mjtb49 / LattiCG
  Reverses the internal seed(s) of JavaRandom given information on its output in the form of a system of inequalities on various Random cal…
  ☆72Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆30Updated 9 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆328Updated 3 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆179Updated 3 months ago
• leros-dev / leros
  A Tiny Processor Core
  ☆110Updated 3 weeks ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆121Updated 2 years ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆88Updated 6 years ago
• tilk / digitaljs_online
  Online demonstration for DigitalJS
  ☆137Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆64Updated 9 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆207Updated 5 months ago
• hube12 / MinecraftSeedCrackingC
  This repository will gather all the C code of the tools for minecraft seed cracking for 1.9 to 1.12, 1.13, 1.13.2, 1.14 and onwards
  ☆89Updated 5 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆145Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆214Updated last year
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆99Updated 5 years ago
• marlls1989 / arv
  ARV: Asynchronous RISC-V Go High-level Functional Model
  ☆25Updated 4 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated last year
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year