petrboros / novysvetLinks
☆17Updated last year
Alternatives and similar repositories for novysvet
Users that are interested in novysvet are comparing it to the libraries listed below
Sorting:
- Applifting culture completely open sourced☆84Updated last week
- Czech Republic official iOS app for Covid19 contract tracking. It's the only app in Czechia authorized to use Exposure Notifications API …☆105Updated 3 years ago
- Kompletní zdrojový kód pro web hlidacstatu.cz. Pomozte nám rozvíjet a vylepšovat jeden z největších a nejdůležitějších serverů pro transp…☆27Updated this week
- Fighting against COVID-19 via privacy-first Bluetooth tracing☆201Updated 3 years ago
- A vhdl package for reading and writing bitmap files.☆11Updated 7 years ago
- ☆11Updated 4 years ago
- ☆23Updated 2 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- 🗺 Use Mapy.cz with React easily☆48Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- ☆29Updated 4 years ago
- ☆29Updated last year
- Driving the OLED display on the ZedBoard☆20Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Library of reusable VHDL components☆28Updated last year
- A VHDL Core Library.☆17Updated 8 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Updated 9 years ago
- Bo neni cas pyco☆927Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Master-thesis-final☆19Updated last year
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- VHDL implementation of CCSDS123 compression standard☆7Updated 6 years ago
- ☆29Updated last year
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Updated 7 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆21Updated 10 months ago
- VHDL related news.☆25Updated this week
- Interface definitions for VHDL-2019.☆12Updated 2 years ago
- VHDL dependency analyzer☆23Updated 5 years ago