VHDL extension for visual studio code
☆20Mar 25, 2025Updated last year
Alternatives and similar repositories for awesome-vhdl
Users that are interested in awesome-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- vhdl extension for visual studio code☆62Mar 29, 2018Updated 8 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- notepad++ plugin for brackets balancing check☆22Feb 11, 2023Updated 3 years ago
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A Persian latex slide template using beamer package☆10Feb 8, 2021Updated 5 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- LaTeX package to interface with mermaid (npm)☆11Nov 21, 2020Updated 5 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- ☆12May 18, 2020Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- ☆13Feb 2, 2026Updated 9 months ago
- ☆16Jul 21, 2023Updated 3 years ago
- All In One Script Installer for Rabbit Sky☆11Nov 13, 2021Updated 4 years ago
- Wishbone to ICAPE interface conversion☆14Mar 18, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A collection of my FPGA projects and experiments.☆13Jul 19, 2026Updated 3 months ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 8 months ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- Dockerfile with Vivado for CI☆12Apr 27, 2025Updated last year
- Rust library for intracting with hostapd and wpa-supplicant via Tokio Unix Datagrams☆16Jul 7, 2026Updated 4 months ago
- Simple SoC in VHDL with full toolchain and custom board.☆28Jun 4, 2018Updated 8 years ago
- Twitch client with Discord Rich Presence support☆10Jan 19, 2023Updated 3 years ago
- Merge related DAQ codes for Linux from CAEN.☆15Apr 1, 2015Updated 11 years ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Style guide enforcement for VHDL☆258Sep 6, 2026Updated 2 months ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 3 years ago
- ☆11Nov 27, 2024Updated last year
- Universal Ctags plug-in for Notepad++☆10Oct 5, 2022Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 4 months ago
- ☆18May 26, 2021Updated 5 years ago