Alternatives and similar repositories for awesome-vhdl

Users that are interested in awesome-vhdl are comparing it to the libraries listed below

• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆55Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆121Updated 2 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆213Updated 3 weeks ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆117Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• HDLForBeginners / Examples
  ☆98Updated last year
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆32Updated last month
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆155Updated last year
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆57Updated last year
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆156Updated last week
• suoto / fpga_cores
  ☆32Updated 2 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆86Updated 2 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆61Updated last year
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆36Updated last year
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆56Updated 2 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆63Updated last year
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆38Updated 7 months ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆41Updated last month
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆72Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆142Updated last week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆221Updated this week
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆34Updated 5 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆78Updated 2 years ago
• pulp-platform / hyperbus
  ☆27Updated 3 weeks ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆93Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆193Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆146Updated 2 months ago
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆35Updated 4 months ago