Alternatives and similar repositories for awesome-vhdl

Users that are interested in awesome-vhdl are comparing it to the libraries listed below

• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆58Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆63Updated 2 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• pulp-platform / hyperbus
  ☆32Updated 2 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆153Updated last week
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆22Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆197Updated 2 years ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated last week
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 2 years ago
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆38Updated 3 weeks ago
• vhdl-linter / vhdl-linter
  ☆30Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆76Updated 3 weeks ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated last week
• richjyoung / vscode-modern-vhdl
  Modern VSCode VHDL Support
  ☆32Updated 3 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆61Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆228Updated last week
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆41Updated 2 months ago
• sigasi / SigasiProjectCreator
  Python scripts that help generating custom Sigasi Project and Libary configuration files
  ☆17Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆80Updated this week
• OSVVM / Documentation
  OSVVM Documentation
  ☆36Updated 3 weeks ago
• suoto / fpga_cores
  ☆33Updated 2 years ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 5 months ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆117Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆186Updated last month