Alternatives and similar repositories for awesome-vhdl

Users that are interested in awesome-vhdl are comparing it to the libraries listed below

• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆56Updated last week
• suoto / fpga_cores
  ☆33Updated 2 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 4 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆62Updated 2 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆80Updated 3 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆35Updated 3 weeks ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆60Updated 2 years ago
• pulp-platform / hyperbus
  ☆30Updated 3 weeks ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆74Updated last month
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 2 years ago
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆22Updated last year
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆36Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆149Updated last week
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated 11 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆119Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆225Updated this week
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆56Updated 3 months ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆115Updated 11 months ago
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆86Updated 4 years ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆39Updated 3 weeks ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆41Updated 4 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated last month
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆183Updated last month
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆35Updated 7 months ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated last month
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆78Updated this week