eiselekd / vhdl2js
Convert VHDL to Javascript and execute elaborate stage.
☆9Updated 8 years ago
Alternatives and similar repositories for vhdl2js:
Users that are interested in vhdl2js are comparing it to the libraries listed below
- Here is a bunch of util IPs☆10Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- Verilog PreProcessor.☆10Updated 9 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆23Updated 6 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆20Updated 9 years ago
- Simple RS232 UART☆12Updated 8 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Updated 9 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Simulation VCD waveform viewer, using old Motif UI☆25Updated last year
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- iDEA FPGA Soft Processor☆14Updated 8 years ago
- OpenFPGA☆33Updated 6 years ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 10 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Trying to port the Analog Discovery into libsigrok☆19Updated 10 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- A VHDL implementation of an Ethernet MAC☆13Updated 12 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆25Updated 8 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 10 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- ☆16Updated 4 years ago